Using LLMs to encode logic condition tables into HDL code and decode back to tables mitigates hallucinations in hardware design automation.
Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form
2 Pith papers cite this work. Polarity classification is still indexing.
2
Pith papers citing it
verdicts
UNVERDICTED 2representative citing papers
A survey of LLM applications in electronic design automation and hardware security, covering opportunities, vulnerabilities, and countermeasures.
citing papers explorer
-
Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation
Using LLMs to encode logic condition tables into HDL code and decode back to tables mitigates hallucinations in hardware design automation.
-
LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
A survey of LLM applications in electronic design automation and hardware security, covering opportunities, vulnerabilities, and countermeasures.