A tree-based asynchronous AER encoder fabricated in 65 nm CMOS using standard cells achieves 33 MEvent/s throughput, 50 ns latency, and 435 fJ per event.
Field-programmable encoding for address- event representation,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
eess.SY 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
An Ultra-Low-Power Synthesizable Asynchronous AER Encoder for Neuromorphic Edge Devices
A tree-based asynchronous AER encoder fabricated in 65 nm CMOS using standard cells achieves 33 MEvent/s throughput, 50 ns latency, and 435 fJ per event.