SparseDPD implements a 74% sparse PNTDNN DPD accelerator on Xilinx Zynq-7Z010 FPGA at 170 MHz achieving ACPR -59.4 dBc, EVM -54.0 dBc, NMSE -48.2 dB with 241 mW power and 64 parameters.
Learning both weights and connections for efficient neural networks,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2025 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
SparseDPD implements a 74% sparse PNTDNN DPD accelerator on Xilinx Zynq-7Z010 FPGA at 170 MHz achieving ACPR -59.4 dBc, EVM -54.0 dBc, NMSE -48.2 dB with 241 mW power and 64 parameters.