pith. sign in

arxiv: 2006.10159 · v3 · pith:FBLKGCHPnew · submitted 2020-06-15 · ⚛️ physics.ins-det · cs.LG· eess.IV· eess.SP· hep-ex

Automatic heterogeneous quantization of deep neural networks for low-latency inference on the edge for particle detectors

classification ⚛️ physics.ins-det cs.LGeess.IVeess.SPhep-ex
keywords inferenceconsumptiondeepmodelquantizationsizeautomaticedge
0
0 comments X
read the original abstract

Although the quest for more accurate solutions is pushing deep learning research towards larger and more complex algorithms, edge devices demand efficient inference and therefore reduction in model size, latency and energy consumption. One technique to limit model size is quantization, which implies using fewer bits to represent weights and biases. Such an approach usually results in a decline in performance. Here, we introduce a method for designing optimally heterogeneously quantized versions of deep neural network models for minimum-energy, high-accuracy, nanosecond inference and fully automated deployment on chip. With a per-layer, per-parameter type automatic quantization procedure, sampling from a wide range of quantizers, model energy consumption and size are minimized while high accuracy is maintained. This is crucial for the event selection procedure in proton-proton collisions at the CERN Large Hadron Collider, where resources are strictly limited and a latency of ${\mathcal O}(1)~\mu$s is required. Nanosecond inference and a resource consumption reduced by a factor of 50 when implemented on field-programmable gate array hardware are achieved.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 3 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Real-time Surface-Code Error Correction Using an FPGA-based Neural-Network Decoder

    quant-ph 2026-05 unverdicted novelty 6.0

    An FPGA-based neural-network decoder achieves 550 ns deterministic closed-loop latency for real-time distance-3 surface code error correction on a superconducting processor, matching offline decoding performance.

  2. On-chip probabilistic inference for charged-particle tracking at the sensor edge

    physics.ins-det 2026-02 unverdicted novelty 6.0

    Neural networks integrated into silicon sensor front-end electronics can regress charged-particle hit positions and angles with calibrated uncertainties from single-layer data while satisfying hardware constraints on ...

  3. APEIRON: composing smart TDAQ systems for high energy physics experiments

    physics.ins-det 2026-07 unverdicted novelty 4.0

    APEIRON is a distributed heterogeneous processing framework for multi-FPGA TDAQ systems in HEP that spans low-level drivers to HLS-based dataflow programming, demonstrated via a particle identification application for...