pith. sign in

arxiv: 2306.15552 · v3 · pith:LRQSL4RYnew · submitted 2023-06-27 · 💻 cs.AR · cs.ET· cs.LG

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms

classification 💻 cs.AR cs.ETcs.LG
keywords acceleratorshardwaresurveycomputingdeeplearningrecentacceleration
0
0 comments X
read the original abstract

Recent trends in deep learning (DL) have made hardware accelerators essential for various high-performance computing (HPC) applications, including image classification, computer vision, and speech recognition. This survey summarizes and classifies the most recent developments in DL accelerators, focusing on their role in meeting the performance demands of HPC applications. We explore cutting-edge approaches to DL acceleration, covering not only GPU- and TPU-based platforms but also specialized hardware such as FPGA- and ASIC-based accelerators, Neural Processing Units, open hardware RISC-V-based accelerators, and co-processors. This survey also describes accelerators leveraging emerging memory technologies and computing paradigms, including 3D-stacked Processor-In-Memory, non-volatile memories like Resistive RAM and Phase Change Memories used for in-memory computing, as well as Neuromorphic Processing Units, and Multi-Chip Module-based accelerators. Furthermore, we provide insights into emerging quantum-based accelerators and photonics. Finally, this survey categorizes the most influential architectures and technologies from recent years, offering readers a comprehensive perspective on the rapidly evolving field of deep learning acceleration.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. MANOJAVAM: A Scalable, Unified FPGA Accelerator for Matrix Multiplication and Singular Value Decomposition in Principal Component Analysis

    cs.AR 2026-05 unverdicted novelty 6.0

    MANOJAVAM unifies matrix multiplication and SVD for PCA on FPGA with block-streaming systolic arrays and pipelined Jacobi-CORDIC, delivering up to 22.75x SVD speedup and 42.14x lower energy than an NVIDIA A6000 GPU.

  2. LILogic Net: Compact Logic Gate Networks with Learnable Connectivity for Efficient Hardware Deployment

    cs.LG 2025-11 unverdicted novelty 6.0

    LILogicNet trains compact logic-gate networks with learnable sparse connectivity via Top-K selection, reaching 98.45% MNIST accuracy with 8k gates and 60.98% CIFAR-10 accuracy with 256k gates while using far fewer gat...