AnalogNAS-Bench: A NAS Benchmark for Analog In-Memory Computing
Reviewed by Pithpith:RKN4NZDIopen to challenge →
read the original abstract
Analog In-memory Computing (AIMC) has emerged as a highly efficient paradigm for accelerating Deep Neural Networks (DNNs), offering significant energy and latency benefits over conventional digital hardware. However, state-of-the-art neural networks are not inherently designed for AIMC, as they fail to account for its unique non-idealities. Neural Architecture Search (NAS) is thus needed to systematically discover neural architectures optimized explicitly for AIMC constraints. However, comparing NAS methodologies and extracting insights about robust architectures for AIMC requires a dedicated NAS benchmark that explicitly accounts for AIMC-specific hardware non-idealities. To address this, we introduce AnalogNAS-Bench, the first NAS benchmark tailored specifically for AIMC. Our study reveals three key insights: (1) standard quantization techniques fail to capture AIMC-specific noises, (2) robust architectures tend to feature wider and branched blocks, (3) skip connections improve resilience to temporal drift noise. These insights highlight the limitations of current NAS benchmarks for AIMC and pave the way for future analog-aware NAS. All the implementations used in this paper can be found at https://github.com/IBM/analog-nas/tree/main/analognasbench.
This paper has not been read by Pith yet.
Forward citations
Cited by 1 Pith paper
-
LLM-Guided Neural Architecture Search for Robust Co-Design of Physical Neural Networks
UH-NAS uses LLMs as evolutionary operators in a swappable-backend NAS to co-optimize neural architectures for accuracy and inference energy on physical hardware such as optical MZIs, producing more diverse and robust ...
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.