pith. sign in

arxiv: cond-mat/0503602 · v2 · pith:N5CPPX6Cnew · submitted 2005-03-24 · ❄️ cond-mat.mes-hall

The origin of switching noise in GaAs/AlGaAs lateral gated devices

classification ❄️ cond-mat.mes-hall
keywords noisegatebiasquantumappliedaroundbarriercurrent
0
0 comments X p. Extension
pith:N5CPPX6C Add to your LaTeX paper What is a Pith Number?
\usepackage{pith}
\pithnumber{N5CPPX6C}

Prints a linked pith:N5CPPX6C badge after your title and writes the identifier into PDF metadata. Compiles on arXiv with no extra files. Learn more

read the original abstract

We have studied the origin of switching (telegraph) noise at low temperature in lateral quantum structures defined electrostatically in GaAs/AlGaAs heterostructures by surface gates. The noise was measured by monitoring the conductance fluctuations around $e^2/h$ on the first step of a quantum point contact at around 1.2 K. Cooling with a positive bias on the gates dramatically reduces this noise, while an asymmetric bias exacerbates it. We propose a model in which the noise originates from a leakage current of electrons that tunnel through the Schottky barrier under the gate into the doped layer. The key to reducing noise is to keep this barrier opaque under experimental conditions. Bias cooling reduces the density of ionized donors, which builds in an effective negative gate voltage. A smaller negative bias is therefore needed to reach the desired operating point. This suppresses tunnelling from the gate and hence the noise. The reduction in the density of ionized donors also strengthens the barrier to tunneling at a given applied voltage. Support for the model comes from our direct observation of the leakage current into a closed quantum dot, around $10^{-20} \mathrm{A}$ for this device. The current was detected by a neighboring quantum point contact, which showed monotonic steps in time associated with the tunneling of single electrons into the dot. If asymmetric gate voltages are applied, our model suggests that the noise will increase as a consequence of the more negative gate voltage applied to one of the gates to maintain the same device conductance. We observe exactly this behaviour in our experiments.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.