Pith. sign in

REVIEW

Hot Carrier Degradation in MOSFETs at Cryogenic Temperatures Down to 4.2 K

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2104.12165 v2 pith:YVPNC3O4 submitted 2021-04-25 physics.app-ph

Hot Carrier Degradation in MOSFETs at Cryogenic Temperatures Down to 4.2 K

classification physics.app-ph
keywords cryogeniccmoslifetimecarriercryo-cmosdegradationdownreliability
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
Share X Bluesky LinkedIn Reddit HN
read the original abstract

Wide attention has been focused on cryogenic CMOS (Cryo-CMOS) operation because of its wide application and the improvement of CMOS performance. However, hot carrier degradation (HCD) becomes worsening at cryogenic temperature, which affects the reliability of Cryo-CMOS. Therefore, this article investigates HCD in 0.18 um bulk CMOS at cryogenic temperature down to 4.2 K. Particularly, the relationship between HCD and the current overshoot phenomenon and the influence of substrate bias on HCD are discussed. Besides, we predict the lifetime of the device at 77 K and 4.2 K. It is concluded that cryogenic NMOS cannot reach the ten years' commercial standard lifetime at standard drain voltage (VDD). And it is predicted that the reliability requirements can be reached when VDD<1.768V/1.734V at 77K/4.2K. Differently, the lifetime of PMOS is long enough even at low temperatures.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.