Pith. sign in

REVIEW

Hardware Trojan Threats to Cache Coherence in Modern 2.5D Chiplet Systems

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2210.00058 v1 pith:TD5UDRTG submitted 2022-09-30 cs.CR cs.AR

classification cs.CRcs.AR
keywords coherencetrojanmemorysystemsattackdatavictimcache
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

As industry moves toward chiplet-based designs, the insertion of hardware Trojans poses a significant threat to the security of these systems. These systems rely heavily on cache coherence for coherent data communication, making coherence an attractive target. Critically, unlike prior work, which focuses only on malicious packet modifications, a Trojan attack that exploits coherence can modify data in memory that was never touched and is not owned by the chiplet which contains the Trojan. Further, the Trojan need not even be physically between the victim and the memory controller to attack the victim's memory transactions. Here, we explore the fundamental attack vectors possible in chiplet-based systems and provide an example Trojan implementation capable of directly modifying victim data in memory. This work aims to highlight the need for developing mechanisms that can protect and secure the coherence scheme from these forms of attacks.

Discussion (0). Continue with ORCID to comment.

Pith tools