Pith. sign in

REVIEW 1 cited by

BETA: Binarized Energy-Efficient Transformer Accelerator at the Edge

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2401.11851 v2 pith:CXQNB6MW submitted 2024-01-22 cs.AR cs.AI

classification cs.ARcs.AI
keywords betabinaryedgetransformersefficiencyenergytransformeraccelerator
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Existing binary Transformers are promising in edge deployment due to their compact model size, low computational complexity, and considerable inference accuracy. However, deploying binary Transformers faces challenges on prior processors due to inefficient execution of quantized matrix multiplication (QMM) and the energy consumption overhead caused by multi-precision activations. To tackle the challenges above, we first develop a computation flow abstraction method for binary Transformers to improve QMM execution efficiency by optimizing the computation order. Furthermore, a binarized energy-efficient Transformer accelerator, namely BETA, is proposed to boost the efficient deployment at the edge. Notably, BETA features a configurable QMM engine, accommodating diverse activation precisions of binary Transformers and offering high-parallelism and high-speed for QMMs with impressive energy efficiency. Experimental results evaluated on ZCU102 FPGA show BETA achieves an average energy efficiency of 174 GOPS/W, which is 1.76~21.92x higher than prior FPGA-based accelerators, showing BETA's good potential for edge Transformer acceleration.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimization

    cs.LG 2025-01 conditional novelty 6.0 of 10

    A tensor-compressed transformer training accelerator on FPGA that stores all parameters on-chip, claiming 20-51x memory reduction and up to 4x energy savings per epoch versus an RTX 3090.

Pith tools