Pith. Sign in

RECORD

Strong-ARM Dynamic Latch Comparators: Design and Analyses on CAD Platform

PaperPDF from arXiv

data files

Paper breakdownThe authors' claims, conditions and measurements, as JSON Signed receiptProof this review has not been altered
X Bluesky LinkedIn Reddit Hacker News
Kasi Bandla, Dipankar Pal

Systems and Control · Submitted 22 Feb 2024

abstract compiled · 2026-09-23 · no language-model review

The authors' main claim Simulation results show that the new comparator topologies of Strong-ARM Dynamic Latch proposed by these authors gave the best results.

how it is stated · asserted 1.00 read the record →

Comment (0) Read on arXiv ↗
Cite ▾
arXiv ID2402.14519 (version 1)
Pith IDQNELGSM7, Pith's permanent record of this paper and its review
CitationDipankar Pal, Kasi Bandla. "Strong-ARM Dynamic Latch Comparators: Design and Analyses on CAD Platform." arXiv:2402.14519 (2024). https://pith.science/paper/QNELGSM7
Claim paper

The compiled record

The paper's own sentences, arranged. Each label is drawn from a closed vocabulary; the number beside it is the probability the classifier gave that label. Numbers in the tables are the authors', checked by code. No sentence in this record was written by a model.

Open the compiled record

Compiled by classifier-1.13.0 via TypeSafe API, question bank abstract-p1-20260923, 2026-09-23: 1 request, 4,934 input tokens.

What the abstract itself states, as probabilities: claims first 0.04 · states limitation 0.08 · human participants 0.01 · controlled comparison 0.61 · randomized assignment 0.01 · states quantitative result 0.34 · compares with prior results 0.94 · mentions code or data availability 0.02.

The abstract, sentence by sentence

arXiv listing abstract v1. Results and the main claim are underlined; .

Strong-ARM Dynamic Latch Comparators are widely used in high-speed analog-to-digital converters (ADCs), sense amplifiers in memory, RFID applications, and data receivers. This paper presents different methods to improve the performance of Strong-Arm latch-based comparators. The comparator's significant features such as power dissipation, propagation delay, offset voltage, clock feedthrough, area, and kickback noises are discussed and compared with state-of-the-art candidate topologies. Simulation results show that the new comparator topologies of Strong-ARM Dynamic Latch proposed by these authors gave the best results. The proposed designs are tested. The simulations are carried out using UMC 180nm double metal, double poly standard CMOS process technology, for a 100 MHz clock, at 1.8V supply-rail on the Cadence Virtuoso EDA platform.

background contribution method result interpretation main claim

What the classifier reports for each sentence. The number is the probability it gave the label.
#sentencerolethe authors' own workstates the main conclusionstrength
s0 Strong-ARM Dynamic Latch Comparators are widely used in high-speed analog-to-digital converters (ADCs), sense amplifiers in memory, RFID applications, and data receivers. background 1.00 0.05 0.02 asserted 1.00
s1 This paper presents different methods to improve the performance of Strong-Arm latch-based comparators. contribution 1.00 0.74 0.06 asserted 0.94
s2 The comparator's significant features such as power dissipation, propagation delay, offset voltage, clock feedthrough, area, and kickback noises are discussed and compared with state-of-the-art candidate topologies. contribution 0.96 0.71 0.07 asserted 0.96
s3 Simulation results show that the new comparator topologies of Strong-ARM Dynamic Latch proposed by these authors gave the best results. result 0.96 0.93 0.82 asserted 1.00
s4 The proposed designs are tested. method 0.76 0.85 0.04 asserted 0.86
s5 The simulations are carried out using UMC 180nm double metal, double poly standard CMOS process technology, for a 100 MHz clock, at 1.8V supply-rail on the Cadence Virtuoso EDA platform. method 1.00 0.93 0.03 asserted 0.99

What kind of paper the classifier reports this is: simulation study 0.74 · evidence from simulation or computation 1.00.

What was examined, and what was not

sources read
  • arXiv listing abstract v1
not examined
  • full text
  • figures and tables
  • references and citing sentences
  • relations to other papers
levels run
  • P abstract
not run
  • S sections
  • T body sentences
  • C citations
  • R cross-paper relations

Every quoted sentence on this record is the authors'. Every label is from Pith's closed vocabulary, with the probability shown beside it. Every number in the measurements table is the authors', checked by code. Record as JSON

The paper
Original abstract

Strong-ARM Dynamic Latch Comparators are widely used in high-speed analog-to-digital converters (ADCs), sense amplifiers in memory, RFID applications, and data receivers. This paper presents different methods to improve the performance of Strong-Arm latch-based comparators. The comparator's significant features such as power dissipation, propagation delay, offset voltage, clock feedthrough, area, and kickback noises are discussed and compared with state-of-the-art candidate topologies. Simulation results show that the new comparator topologies of Strong-ARM Dynamic Latch proposed by these authors gave the best results. The proposed designs are tested. The simulations are carried out using UMC 180nm double metal, double poly standard CMOS process technology, for a 100 MHz clock, at 1.8V supply-rail on the Cadence Virtuoso EDA platform.

Human review

How Pith checks papers → · Full audit of this paper →

Discussion

Know something about this paper? Leave a comment, or highlight any passage above to comment on it.