Pith. sign in

Paper Citation Record · LEDGER

From English to ASIC: Hardware Implementation with Large Language Model

As of 24 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2403.07039.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2403.07039 v1

Coverage vector

measured 0 of 0 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links

measured 2 of 2 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-23T06:30:58.430688+00:00

measured 2 of 2 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links, observed 2026-08-16T11:25:20.237360Z

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: pith, observed 2026-08-10T19:49:56.259965Z

Reference resolution

0 of 0 outbound references displayed

  • verified exact0
  • verified fuzzy0
  • unresolved0
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

No outbound reference observations are available for this paper version.

Pith citing papers

Observation bcf33d63-c951-4be3-93c8-239676790d3a · inbound

A Survey of Research in Large Language Models for Electronic Design Automation cites this paper.

A Survey of Research in Large Language Models for Electronic Design Automation From English to ASIC: Hardware Implementation with Large Language Model

Reference 20

Resolution
verified exact
local_arxiv, observed 2026-08-10T19:49:56.264371Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.

source=pdf_text observed=2026-08-10T19:49:55.519828Z digest=sha256:dd188edc4323aab97d090bb1e192a1dbc0d70bedff728458650eff326319c87b

Observation c6945a3b-04c8-4fa6-933d-680406703d96 · inbound

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation cites this paper.

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation From English to ASIC: Hardware Implementation with Large Language Model

Reference 31

Resolution
unresolved
no resolver link, observed 2026-08-16T11:25:20.237360Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-16T11:25:20.237360Z digest=sha256:cdede87465464154818af749df8eec130249266cbe524688b2683411315e2619