Pith. sign in

REVIEW 1 cited by

Osiris: A Systolic Approach to Accelerating Fully Homomorphic Encryption

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2408.09593 v1 pith:DHOPUQKP submitted 2024-08-18 cs.CR

classification cs.CR
keywords osirisdatasystolicacrossalgorithmsarchitectureencryptionfully
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

In this paper we show how fully homomorphic encryption (FHE) can be accelerated using a systolic architecture. We begin by analyzing FHE algorithms and then develop systolic or systolic-esque units for each major kernel. Connecting units is challenging due to the different data access and computational patterns of the kernels. We overcome this by proposing a new data tiling technique that we name limb interleaving. Limb interleaving creates a common data input/output pattern across all kernels that allows the entire architecture, named Osiris, to operate in lockstep. Osiris is capable of processing key-switches, bootstrapping, and full neural network inferences with high utilization across a range of FHE parameters. To achieve high performance, we propose a new giant-step centric (GSC) dataflow that efficiently maps state-of-the-art FHE matrix-vector product algorithms onto Osiris by optimizing for reuse and parallelism. Our evaluation of Osiris shows it outperforms the prior state-of-the-art accelerator on all standard benchmarks.

Discussion (0). Sign in to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption

    cs.AR 2026-02 reject novelty 5.0 of 10

    A GPU-integrated 16×8 systolic modulo-multiply-accumulate unit with Barrett reduction is claimed to speed CKKS NTT and base conversion by roughly 1.6–2.1x at 2.4% area cost.

Pith tools