Pith. sign in

Paper Citation Record · LEDGER

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

As of 13 August 2026, this Paper Citation Record lists 14 of 14 outbound references and 1 inbound Pith citation observation for arXiv:2411.16806.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2411.16806 v2

Coverage vector

measured 14 of 14 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-12T13:09:23.785287Z

measured 15 of 15 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-13T06:32:02.005865+00:00

measured 1 of 1 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links, observed 2026-08-09T18:13:10.573710Z

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: pith, observed 2026-08-09T18:13:10.610775Z

Reference resolution

14 of 14 outbound references displayed

  • verified exact1
  • verified fuzzy10
  • unresolved3
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation fe37b631-8927-48a3-a776-6c892b3f6234 · outbound

This paper cites 16.4 an 89tops/w and 16.3 tops/mm 2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis 16.4 an 89tops/w and 16.3 tops/mm 2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-12T13:09:23.720103Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T13:09:23.720103Z digest=sha256:870fea0ea9f599f76068bc97f5875576fa0073d8b3f94cace025412235cf9c4a

Observation d7a56884-0765-4223-8849-667812da89ca · outbound

This paper cites A 5-nm 254-tops/w 221-tops/mm 2 fully- digital computing-in-memory macro supporting wide-range dynamic- voltage-frequency scaling and simultaneous mac and write operations.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis A 5-nm 254-tops/w 221-tops/mm 2 fully- digital computing-in-memory macro supporting wide-range dynamic- voltage-frequency scaling and simultaneous mac and write operations

Reference 2

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.161905Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.726117Z digest=sha256:37c7fdb9370eeb2bc579e92619df6a9cc1ea65fac97f90155c935d7d88f171b3

Observation f061838a-0419-4459-80ba-fd96e68a8b38 · outbound

This paper cites A 4nm 6163-tops/w/b 4790-tops/mm2/b sram based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous mac and weight update.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis A 4nm 6163-tops/w/b 4790-tops/mm2/b sram based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous mac and weight update

Reference 3

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.142484Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.731185Z digest=sha256:8ef6038894d3d7445366bac7570abe845175b250f6f8cccf5cb7726e78dd3075

Observation 5d7c38e5-27cf-41b7-b809-7179fd362848 · outbound

This paper cites an unresolved cited work.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Unresolved cited work

Reference 4

Resolution
unresolved
raw_fallback, observed 2026-08-12T13:09:24.123493Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.736219Z digest=sha256:d78381242cdae0fb8cffcff6bc70c780b48e1d202cce01060160021a03ba0c09

Observation 466b8813-ebe6-41f9-9695-65586b3d2c79 · outbound

This paper cites Autodcim: An automated digital cim compiler.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Autodcim: An automated digital cim compiler

Reference 5

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.108839Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.741402Z digest=sha256:ca976863629bf176dc19faed05f28b22cd197109517a16e9f350626ab4577987

Observation ac8d89c6-8cc0-4aa5-ad93-4826e4415e7b · outbound

This paper cites Auto- matic generation of structured macros using standard cells–application to cim.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Auto- matic generation of structured macros using standard cells–application to cim

Reference 6

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.093526Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.746178Z digest=sha256:c0caf7ab5db0b76aad5835eac0cfa25796f84e5d3a1d663b3d80e605c38f5b8f

Observation 74d6d7ac-3a79-474f-af18-58f2117dd1dd · outbound

This paper cites EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration

Reference 7

Resolution
verified exact
local_arxiv, observed 2026-08-12T13:09:23.970973Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.751730Z digest=sha256:6f51a29f976762b769900013b95f8b71fda686646a6e4ed946ee3d32d336d3f9

Observation 06a082cf-9a5a-42de-bcff-597efedfe9cf · outbound

This paper cites Arc- tic: Agile and robust compute-in-memory compiler with parameterized int/fp precision and built-in self test.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Arc- tic: Agile and robust compute-in-memory compiler with parameterized int/fp precision and built-in self test

Reference 8

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.076227Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.756642Z digest=sha256:392a1bdea5ab65bc1f9d6a05cc31db1d685aa900d75ce53778a0ca3f67c4a2eb

Observation 4f61ba19-3d1a-4f4e-9530-2a2775815196 · outbound

This paper cites Redcim: Reconfigurable digital computing-in-memory processor with unified fp/int pipeline for cloud ai acceleration.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Redcim: Reconfigurable digital computing-in-memory processor with unified fp/int pipeline for cloud ai acceleration

Reference 9

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.058336Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.761027Z digest=sha256:e4ebc65498b2de7b59a80c7efef93259c1a7dcc4e520a0ca5b4438fb33a8d339

Observation 1ce8e6c0-b95d-4bab-b90a-9e01250aedb4 · outbound

This paper cites All-digital time-domain compute-in-memory engine for binary neural networks with 1.05 pops/w energy efficiency.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis All-digital time-domain compute-in-memory engine for binary neural networks with 1.05 pops/w energy efficiency

Reference 10

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.040369Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.765496Z digest=sha256:fd0aa6ae846fa4f973839daf4e9f63bff72d06c3f60c3b1fee390e3cabcb1f7c

Observation 7ef2421c-4be7-4b79-9036-a60939164228 · outbound

This paper cites Rescim: Variation- resilient high weight-loading bandwidth in-memory computation based on fine-grained hybrid integration of multi-level reram and sram cells.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Rescim: Variation- resilient high weight-loading bandwidth in-memory computation based on fine-grained hybrid integration of multi-level reram and sram cells

Reference 11

Resolution
unresolved
no resolver link, observed 2026-08-12T13:09:23.770953Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T13:09:23.770953Z digest=sha256:4988224af503387ca012062ed82be397e11c7bf838a050e5180bbfc1b62446b0

Observation c34c6e74-f88f-4015-888d-264c80abdb88 · outbound

This paper cites Cream: computing in reram- assisted energy and area-efficient sram for neural network acceleration.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Cream: computing in reram- assisted energy and area-efficient sram for neural network acceleration

Reference 12

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.022659Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.776330Z digest=sha256:c6f62df33da3abd5fbd468a82351cc071ebbfbf62b1eb1b5ba815f42fe37a3f9

Observation 13878a6c-2781-47fa-b053-3e4909188be6 · outbound

This paper cites Tl-nvsram-cim: Ultra- high-density three-level reram-assisted computing-in-nvsram with dc- power free restore and ternary mac operations.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis Tl-nvsram-cim: Ultra- high-density three-level reram-assisted computing-in-nvsram with dc- power free restore and ternary mac operations

Reference 13

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:24.004543Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.780894Z digest=sha256:1e0a2e85742babd59f409b25efcb8fa68c8d84151e74c338dcc9aa63fdc7e47e

Observation 9c97b1cc-701a-4dac-a4c9-9de0965de8bf · outbound

This paper cites A 1–8b reconfigurable digital sram compute-in-memory macro for processing neural networks.

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis A 1–8b reconfigurable digital sram compute-in-memory macro for processing neural networks

Reference 14

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T13:09:23.987555Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-12T13:09:23.785287Z digest=sha256:17262b70f226954d5424655ecf8ad12fcf96b0cc620190ee4c14e350a5cae8a6

Pith citing papers

Observation dc0824a7-1795-4895-9425-fe3f56633da4 · inbound

A Flexible Precision Scaling Deep Neural Network Accelerator with Efficient Weight Combination cites this paper.

A Flexible Precision Scaling Deep Neural Network Accelerator with Efficient Weight Combination SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

Reference 15

Resolution
verified exact
local_arxiv, observed 2026-08-09T18:13:10.616170Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-09T18:13:10.573710Z digest=sha256:c4c02395eca0c1b256b3cc40a210b105927a2548afd2b074dcb550bcaa12d846