Pith. sign in

Paper Citation Record · LEDGER

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation

As of 19 August 2026, this Paper Citation Record lists 50 of 50 outbound references and 1 inbound Pith citation observation for arXiv:2503.11658.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2503.11658 v1

Coverage vector

measured 50 of 50 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-09T10:49:51.844347Z

measured 51 of 51 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-19T06:32:44.657259+00:00

measured 1 of 1 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links, observed 2026-07-03T17:31:06.732545Z

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: arxiv_reference, observed 2026-07-03T17:38:43.473092Z

Reference resolution

50 of 50 outbound references displayed

  • verified exact20
  • verified fuzzy23
  • unresolved2
  • parse uncertain0
  • malformed identifier2
  • metadata mismatch3

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation 835ded14-cf9a-4fc2-ba9b-d6206019f3a2 · outbound

This paper cites Applications of Arti ficial Intelligence on the Modeling and Optimization for Analog and Mixed- Signal Circuits: A Review,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Applications of Arti ficial Intelligence on the Modeling and Optimization for Analog and Mixed- Signal Circuits: A Review,

Reference 1

Resolution
metadata mismatch
raw_fallback, observed 2026-08-09T10:49:55.808117Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.572132Z digest=sha256:512257345e0bd072703cba6dadcf295055cb1ca069ffa456239c915b346de144

Observation 8446ab7e-cc27-4715-af41-372bc7c7f9e9 · outbound

This paper cites AnGeL: Fully -Automated Analog Circuit Generator Using a Neural Network Assisted Semi - Supervised Learning Approach,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation AnGeL: Fully -Automated Analog Circuit Generator Using a Neural Network Assisted Semi - Supervised Learning Approach,

Reference 2

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:55.730225Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.578865Z digest=sha256:ae577dcaae56b85f0e5a87f1fc39ba5c9017d5f38ec4c7613d5614c70cb11ec4

Observation ed884649-f3d7-4e1e-b57b-37eb189cf654 · outbound

This paper cites An Automated Circuit Topology Generation and Optimization Method for CMOS Low -Noise Amplifiers,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation An Automated Circuit Topology Generation and Optimization Method for CMOS Low -Noise Amplifiers,

Reference 3

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:55.577478Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.584468Z digest=sha256:43166a02820002ddc9cdb556fb4f3cdbe7aa0921adf32b22e3ae6163e42ee946

Observation 04668d1a-c8ee-4da4-87de-a72b1f7c68e2 · outbound

This paper cites A novel mobile application for circuit component identification and recognition through machine learning and image processing techniques,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A novel mobile application for circuit component identification and recognition through machine learning and image processing techniques,

Reference 4

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.157132Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.589853Z digest=sha256:7f4283856f3ef9cb28109529c67e53003ddd036a8c12cd9b2241fbe2cc0f1ce6

Observation 3b677256-db8c-4ada-a954-c59aa1032644 · outbound

This paper cites Circuit recognition with deep learning,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Circuit recognition with deep learning,

Reference 5

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.142740Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.595345Z digest=sha256:e40e1ffebe1ede5daf6a1640dc877dc6cf08b8864d8d8be43ccbd82a9437fbd8

Observation f65768e7-9c1c-4d9c-ba23-f5be4cb0994c · outbound

This paper cites Offline hand-drawn circuit component recognition using texture and shape -based features,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Offline hand-drawn circuit component recognition using texture and shape -based features,

Reference 6

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.128018Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.601401Z digest=sha256:e88c3ef54ac56defcd419c3a9a399138fa82a4ce4b3fbf98cc63221a45b1d1a0

Observation 18b0aec9-a16c-4b0b-ac1e-de70c9d0ea1b · outbound

This paper cites Library -free structure recognition for analog circuits,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Library -free structure recognition for analog circuits,

Reference 7

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.113053Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.608294Z digest=sha256:5ac477454575c480e265233cc8bac1f38b1776992c1261ee7782490a6945e97f

Observation 05316a78-6270-4ed4-b987-b3341a9b1b8a · outbound

This paper cites Deep Learning for Instance Retrieval: A Survey,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Deep Learning for Instance Retrieval: A Survey,

Reference 8

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:55.393357Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.615381Z digest=sha256:4dfd4c6067b9b9dc5295003d89e44b18ba98a411cdf62b2d2e9289d7974328df

Observation 2a20f014-0e3c-4e3c-adbb-908746da9420 · outbound

This paper cites A Decade Survey of Content Based Image Retrieval Using Deep Learning,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A Decade Survey of Content Based Image Retrieval Using Deep Learning,

Reference 9

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:55.235079Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.622793Z digest=sha256:d87ac32d7ec20ee69d8eff2aca22e9f6d6a04ebff7ad07c375e112c38c3582d0

Observation fb1d46ec-2e7d-4005-abf6-a37f1ecacc24 · outbound

This paper cites Diagram Image Retrieval and Analysis: Challenges and Opportunities,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Diagram Image Retrieval and Analysis: Challenges and Opportunities,

Reference 10

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:55.062348Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.627989Z digest=sha256:2b21632a5c24701e85f38e2df6b822aeb45b0806dcbeb9f219f4db74dbdcdaf3

Observation d79b8ef8-2aba-46a1-a329-6402302b8cc1 · outbound

This paper cites Network Science Meets Circuit Theory: Resistance Distance, Kirchhoff Index, and Foster’s Theorems With Generalizations and Unifi cation,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Network Science Meets Circuit Theory: Resistance Distance, Kirchhoff Index, and Foster’s Theorems With Generalizations and Unifi cation,

Reference 11

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:54.887270Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.633856Z digest=sha256:1855241b0355349b3141dbcbbbd77ae754de3e4ff6feafba3a9cc014c89b8681

Observation 672482ef-7109-4548-b7c8-46d945f03bfb · outbound

This paper cites A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits,

Reference 12

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:54.703686Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.639575Z digest=sha256:78077821506933e76537815b8a8a3869b9d57a706bb2e87f2eb688fbc1488058

Observation 814687f5-639f-45fa-8ef7-acdb5c914915 · outbound

This paper cites CktGNN: Circuit Graph Neural Network for Electronic Design Automation.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation CktGNN: Circuit Graph Neural Network for Electronic Design Automation

Reference 13

Resolution
unresolved
no resolver link, observed 2026-08-09T10:49:51.644806Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-09T10:49:51.644806Z digest=sha256:822483f23a00c022a8484cdb275e9a0e8f42466dcabd9bf0b02a4582284885c6

Observation 06946634-fcb8-4591-a4f7-3ffcefe2a21e · outbound

This paper cites Graph Attention -Based Symmetry Constraint Extraction for Analog Circuits,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Graph Attention -Based Symmetry Constraint Extraction for Analog Circuits,

Reference 14

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:54.518519Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.650471Z digest=sha256:b9744dcce68569ea446440bf90ce4f69e783b5bd5c87bae2132bebc9220aeab2

Observation 9e0ebf5d-c16c-4ef5-8416-9bf608e76778 · outbound

This paper cites GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits,

Reference 15

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.096736Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.655928Z digest=sha256:9054bed04b42dc7ada300a7be7030f4677a2554b6b25c55387fffe01b7f02a11

Observation a5f69797-604e-4012-a3c3-ba3a13274fcd · outbound

This paper cites Pretraining Graph Neural Networks for Few-Shot Analog Circuit Modeling and Design,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Pretraining Graph Neural Networks for Few-Shot Analog Circuit Modeling and Design,

Reference 16

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:54.337097Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.662194Z digest=sha256:a4f49faff5981a288216aad1a8011c38d275d4598fbe0624dcf073a97cb42212

Observation 3e951639-eeff-4a8e-afc4-1a263d3224d4 · outbound

This paper cites A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise,

Reference 17

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:54.151545Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.667998Z digest=sha256:600b10e0d4d5e023270a43d0b4419779141a6b77d0fc16de3db7111022617c0d

Observation 01032db5-1b39-4d75-bdcc-7576258ae866 · outbound

This paper cites Why are graph neural networks effective for eda problems?,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Why are graph neural networks effective for eda problems?,

Reference 18

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.082070Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.674099Z digest=sha256:c45bfd707cd750f7d1f5b4ca01fa9e510bea18e8c609caec3399c4dca2ec95d3

Observation 28ccc254-383d-4ddf-8c4a-c27ef426e736 · outbound

This paper cites ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks,

Reference 19

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:53.974430Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.679937Z digest=sha256:ec08f91483cdf7535db0808700fa36f0e612e7ac6de309e7950922d95102e0ee

Observation d4f5fe19-011d-4be8-a50e-131dac464357 · outbound

This paper cites GNN-RE: Graph Neural Networks for Reverse Engineering of Gate -Level Netlis ts,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation GNN-RE: Graph Neural Networks for Reverse Engineering of Gate -Level Netlis ts,

Reference 20

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:53.790777Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.685690Z digest=sha256:6aeb2e15be0a609ae0da76c4adc2657ec1bab10506ac64dc72728dba30c27137

Observation 794ebf51-d0d1-4553-ad76-8baebd1d9de4 · outbound

This paper cites Fully Automated Analog Sub -Circuit Clustering with Graph Convoluti onal Neural Networks,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Fully Automated Analog Sub -Circuit Clustering with Graph Convoluti onal Neural Networks,

Reference 22

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.067506Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.697514Z digest=sha256:f7e44a20945e48dcf973120e73cf4f71d6900d4490b6183fa9ec8baf40d04863

Observation 234e953c-df2c-4083-b3b5-e409e74b88ea · outbound

This paper cites Analog Layout S ynthesis with Knowledge Mining,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Analog Layout S ynthesis with Knowledge Mining,

Reference 23

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.052568Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.702560Z digest=sha256:718328c22e8532629ecd6b7800d619bdfb946f6fdc2479d799321f4951298318

Observation b66be89a-4361-464b-b5ba-2177047e5c32 · outbound

This paper cites Generalized Constraint Gen eration for Analog Circuit -Design,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Generalized Constraint Gen eration for Analog Circuit -Design,

Reference 24

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.037334Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.708299Z digest=sha256:d333b9f34a3ee38517aaece22002298784badebf8c0e83cb1f1462e984620acd

Observation 04ba62ff-06c7-4ceb-8f97-a4c225d3a23d · outbound

This paper cites GCN -RL Circ uit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation GCN -RL Circ uit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning,

Reference 25

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.021763Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.714600Z digest=sha256:56d868c2b84983cbc8486724dfc884bcc6b0b374f70045a041eadf95434e7c78

Observation 99beaa9f-78a9-4cc5-b5b8-5b3773539074 · outbound

This paper cites Universal Symmetry Constraint Extraction for Analog and Mixed -Signal Circuits with Graph Neural Networks,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Universal Symmetry Constraint Extraction for Analog and Mixed -Signal Circuits with Graph Neural Networks,

Reference 26

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:53.590186Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.720408Z digest=sha256:f78a3993a1ae386d358fce748088ba833088e85da39d4b177771f9863c7702c0

Observation a1ee1ee8-68d7-414b-87fe-ebd4ed54f89f · outbound

This paper cites Symmetry constraint based on mismatch analysis for analog layout in SOI technology,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Symmetry constraint based on mismatch analysis for analog layout in SOI technology,

Reference 27

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:56.006753Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.726716Z digest=sha256:ee43f6672efcfafa7a153fb44f34c2e39f4373e57e64912cd5c09e999faf280d

Observation e8c65329-e4d9-4369-81e9-7c0455919c5a · outbound

This paper cites A customized graph neural network model for guiding analog IC placement,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A customized graph neural network model for guiding analog IC placement,

Reference 28

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.977095Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.738175Z digest=sha256:4111aa7f37aa5f8de09d2914a117a5d75e5a8395ca2de08f8fb20f9e48433504

Observation b595fc0e-a9fc-4837-aea8-57319f577b01 · outbound

This paper cites A two-stage prediction model for heterogeneous effects of many treatment options: application to drugs for Multiple Sclerosis.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A two-stage prediction model for heterogeneous effects of many treatment options: application to drugs for Multiple Sclerosis

Reference 29

Resolution
metadata mismatch
local_arxiv, observed 2026-08-09T10:49:53.427397Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.743751Z digest=sha256:c1cde10b79df3abd987dcdd9ee53f4f57795d3d8df63637ac0f60d4bd25c7ca0

Observation 185fbe60-b9ba-4774-ab6d-4a573a84c94a · outbound

This paper cites FEATS: Framework for Explorative Analog Topology Synthesis,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation FEATS: Framework for Explorative Analog Topology Synthesis,

Reference 30

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:53.401833Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.749873Z digest=sha256:216ce2f9759e54d8fcf69ddb23cc6196a9d3a8f0536e922574e57cdc909efabc

Observation ddf76ebc-a2c8-44d7-97b4-de21ec63a996 · outbound

This paper cites Analog constraints extraction based on the signal flow analysis,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Analog constraints extraction based on the signal flow analysis,

Reference 31

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.962541Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.754959Z digest=sha256:8624d6e899d55394329f80dab1e24d31af4f1964a18cf84a5c0f7dd3d4082af9

Observation 0f23abb3-71ce-4d6b-8a6d-c9c1cebdc6bc · outbound

This paper cites Curl-free positive definite form of time-harmonic Maxwells equations well-suitable for iterative numerical solving.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Curl-free positive definite form of time-harmonic Maxwells equations well-suitable for iterative numerical solving

Reference 32

Resolution
metadata mismatch
local_arxiv, observed 2026-08-09T10:49:53.232302Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.760007Z digest=sha256:150c5ee9a3991ddb0a5bfd2150a482ade74a5ac642322d4935081d19d6fa2f8d

Observation f74df4cb-eb8b-4a46-a558-9d4a3e1c91cf · outbound

This paper cites Fast Isomorphism Testing for a Graph-based Analog Circuit Synthesis Framework,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Fast Isomorphism Testing for a Graph-based Analog Circuit Synthesis Framework,

Reference 33

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.948012Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.765243Z digest=sha256:f7fc0e5f627f89f048a1c2dc353d37fe8c97483a6b04e4600a70a09cc2a35f51

Observation 705639eb-a8e7-4b49-baf3-a21ef90e80a8 · outbound

This paper cites Global stacking for analog circuits,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Global stacking for analog circuits,

Reference 34

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:53.207849Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.769917Z digest=sha256:9d01e6d8471dcc09fc1847b82a6a9bb034f5e7067f0fce1e14b8dd11aca8ee1b

Observation 2a97df8c-ee43-4d0d-bf8b-c6733e203260 · outbound

This paper cites A general approach for identifying hierarchical symmetry constraints for analog circuit layout,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A general approach for identifying hierarchical symmetry constraints for analog circuit layout,

Reference 35

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.933575Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.774214Z digest=sha256:8c047a171cb80f78988125a7d72571419786d413d75095982427a1be2341002d

Observation e62290cb-8da2-442c-88b9-ac3ec569cb23 · outbound

This paper cites Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization,

Reference 36

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.919011Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.778536Z digest=sha256:d16f2d1582066533b59a2c0c2cc9e133edd47b36a8f70ffa0a0391754f97c97a

Observation 4e67f584-3b1d-4bbc-bf20-f38ad761df75 · outbound

This paper cites Subgemini - Identifying Subcircuits Using a Fast Subgraph Isomorphism Algorithm,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Subgemini - Identifying Subcircuits Using a Fast Subgraph Isomorphism Algorithm,

Reference 37

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.903891Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.782997Z digest=sha256:a16526928a0d9375951b91e95b959e279d5e7974416c4d83150a31a7e803b215

Observation 1480b0c7-9385-4651-9929-1e66c75872cb · outbound

This paper cites Graph Neural Networks for Circuit Diagram Pattern Generation,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Graph Neural Networks for Circuit Diagram Pattern Generation,

Reference 38

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.887498Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.787541Z digest=sha256:a9ceb461ff1bb5bb20653b4ca6456f022dc7b48d79c8591647ecbdf04d22431a

Observation c828f464-3a65-4266-be13-a24668d6e2b7 · outbound

This paper cites Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks,

Reference 39

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.871155Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.792223Z digest=sha256:83cb6b7b2f0c9d3675dea1652cf11717d5dc502bf11d9dafbcff5f0dcb872802

Observation 175f0054-a9b3-4e2e-9d08-4b1508c11dd7 · outbound

This paper cites S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity,

Reference 40

Resolution
malformed identifier
arxiv_id_nonexistent, observed 2026-08-09T10:49:52.975919Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.796556Z digest=sha256:e4f408cae5a8d0c8f78bbad0319318c510e73be9d9d1bdffa9b2b66a78eacf6e

Observation 010e69f4-176d-48bb-81fe-ed6a385bd08f · outbound

This paper cites A metho d for analog circuits visualization,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A metho d for analog circuits visualization,

Reference 41

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:52.795232Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.801125Z digest=sha256:32d7b826e41cd7653f0770ff07c3d9cffef3b9527b7ec8874a85569541389e85

Observation b0e2a32d-0f07-4b97-9f47-63f84a3dff09 · outbound

This paper cites Optimum Cmos Stack Generation with Analog Constraints,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Optimum Cmos Stack Generation with Analog Constraints,

Reference 42

Resolution
verified exact
doi, observed 2026-08-09T10:49:51.902126Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.806708Z digest=sha256:52eae78dcfdcbaaf16a3310878e43c0f2df5f7846e9ff294ed89a4ac7eea628e

Observation f3d54276-1b2a-4832-80d8-798d89d488c0 · outbound

This paper cites YOLOv8: A Novel Object Detection Algorithm with Enhanced Perfor mance and Robustness,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation YOLOv8: A Novel Object Detection Algorithm with Enhanced Perfor mance and Robustness,

Reference 43

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:52.495947Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.811410Z digest=sha256:374d0ff02c647898db53e49c2a31269fccde3327386f4dd8f6cdd4cac08ab637

Observation 48b07245-6062-4396-a10f-e1fdd77c0ca4 · outbound

This paper cites VarifocalNet: An IoU -aware Dense Object Detector,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation VarifocalNet: An IoU -aware Dense Object Detector,

Reference 44

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.854686Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.815899Z digest=sha256:9b22cb14794e5be1697caf1d67080d24f0702e7cf7e3b566404a856ea293cf7b

Observation 8ca1e375-071a-4604-ae41-def861af74d6 · outbound

This paper cites Generalized Focal Loss: Learning Qualified and Distributed Bounding Boxes for Dense Object Detection.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Generalized Focal Loss: Learning Qualified and Distributed Bounding Boxes for Dense Object Detection

Reference 45

Resolution
unresolved
no resolver link, observed 2026-08-09T10:49:51.820001Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-09T10:49:51.820001Z digest=sha256:383662eb809cff78893559509be466e94ecf16f567fadbd7f18fccc26cf3f6c0

Observation e3be91a9-83c1-44f4-8f65-36e0df1b8e86 · outbound

This paper cites A Distance Measure between Attributed Relational Graphs for Pattern -Recognition,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A Distance Measure between Attributed Relational Graphs for Pattern -Recognition,

Reference 46

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:52.280420Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.825502Z digest=sha256:9502c6360f51741c84725e4f71989c94c337edf4383b9929c6da400f1e18f2d3

Observation de9e8ffe-ea38-4afb-a8f0-520493b04924 · outbound

This paper cites A graph distance metric based on the maximal common subgraph,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation A graph distance metric based on the maximal common subgraph,

Reference 47

Resolution
malformed identifier
doi_truncated, observed 2026-08-09T10:49:51.884490Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.830436Z digest=sha256:c5d2a214bc7d61203fb88acb893a035bdb86852fbc21db5699d0d3e7ea625c30

Observation 2534408f-7031-4f71-a40b-75d64a56fe72 · outbound

This paper cites Accelerating Graph Similarity Search via Efficient GED Computation,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Accelerating Graph Similarity Search via Efficient GED Computation,

Reference 48

Resolution
verified exact
arxiv_id_nonexistent, observed 2026-08-09T10:49:52.092485Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.835148Z digest=sha256:c2adee9273489686b393f2414518a01d3ed1dce3b1cfa3d79e55e58b62da7fb9

Observation ddfa85c3-2523-4e48-a295-5b19c5b0cad0 · outbound

This paper cites Learning with average precision: Training image retrieval with a listwise loss,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Learning with average precision: Training image retrieval with a listwise loss,

Reference 49

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.840557Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.839561Z digest=sha256:501dbda5225f16d677d367f0e022fa9b977c6aebae7e089a88069ef41aa44d96

Observation d16445ea-a8ac-4189-b1a2-1feb487c96ab · outbound

This paper cites PyRetri: A PyTorch-based library for unsupervised image retrieval by Deep Convolutional Neural Networks,.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation PyRetri: A PyTorch-based library for unsupervised image retrieval by Deep Convolutional Neural Networks,

Reference 50

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.824762Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.844347Z digest=sha256:d94f9ad96992d824801df30701aea5608d1cf7ef9c00710f429ab35218fd6a79

Observation 764a9237-024e-4634-8959-be5c6654d573 · outbound

This paper cites Available: <Go to ISI>://WOS:000257065100142.

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation Available: <Go to ISI>://WOS:000257065100142

Reference 2008

Resolution
verified fuzzy
raw_fallback, observed 2026-08-09T10:49:55.992017Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-08-09T10:49:51.732836Z digest=sha256:ab02a0a1ac2edc2f9e488ae3d2de1307849a7a4527c3fdd84056c366328036ca

Pith citing papers

Observation 3eb3291a-9e54-44fc-baad-b2c3349102dc · inbound

SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence cites this paper.

SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation

Reference 50

Resolution
verified exact
arxiv_id, observed 2026-07-03T17:38:43.474546Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.

source=pdf_text observed=2026-07-03T17:31:06.732545Z digest=sha256:8e8363efd7a94052f2c62dcd437c983c7ca829816acd054a94d991515fe40707