Pith. sign in

REVIEW 3 major objections 4 minor 49 references

Modulation of switching dynamics in magnetic tunnel junctions for low-error-rate computational random-access memory

T0 review · 3 major / 4 minor · reviewed 2026-08-07 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read A voltage-tuned magnetic barrier can cut CRAM logic error rates by 61 percent.

desk verdict VCMA for CRAM error reduction is a promising idea, but the paper's central mechanism contradicts its own Fig. 3 and needs major revision before the 61% number is credible. read the letter →

arxiv 2505.14829 v2 pith:L6S2BOCY submitted 2025-05-20 cs.ET

Yang Lv , Brahmdutta Dixit , Jian-Ping Wang This is my paper · ORCID
classification cs.ET
keywords ComputationalRandomAccessMemoryMagneticTunnelJunctionVoltage-ControlledAnisotropySwitchingProbabilityTransferCurveErrorRateIn-MemoryComputingSpinTorqueNANDLogic
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

This paper argues that voltage-controlled magnetic anisotropy (VCMA) can significantly reduce the logic error rate of computational random-access memory (CRAM) by steepening the switching probability transfer curve (SPTC) of the magnetic tunnel junctions (MTJs) that perform the logic. The authors simulate STT-driven MTJ switching with a macrospin LLG model that includes thermal fluctuations, and they show that applying a VCMA coefficient of 200 fJ/V/m lowers the NAND operation error rate from 26.33% to 17.25% at a TMR ratio of 200%, a 61.43% reduction, while dropping the required logic voltage from 1.801 V to 1.458 V and cutting energy per operation. If correct, this offers a simple device-level knob—voltage-controlled anisotropy—to improve in-memory computing reliability without redesigning the array.

What carries the argument

The central object is the switching probability transfer curve (SPTC)—the sigmoidal relationship between the applied voltage and the probability that the output MTJ switches—since the CRAM error rate is the deviation of the statistical output state from the Boolean truth table. The mechanism that reshapes the SPTC is the VCMA modulation of the energy barrier: the interfacial anisotropy energy density obeys $K_{\rm int}(V)=K_{\rm int,V=0}-\xi V/t_{ox}$, which enters the thermal stability factor $\Delta = (K_{\rm int}-2\pi M_s^2 t_F)A/(k_B T)$ and thus the LLG dynamics, initial angle distribution, and switching probability. Steeper SPTCs mean the switching probability clings to 0 at low voltage and snaps to 1 at high voltage, giving wider logic margins and lower error rates. The paper's simulations combine a SPICE compact model of the MTJ, a Fokker–Planck distribution for the initial magnetization angle, and a Gaussian thermal field at each time step.

What would settle it

Measure the SPTC of a real CoFeB/MgO MTJ with a VCMA coefficient near 200 fJ/V/m under 1 ns pulses: if the voltage span between 10% and 90% switching probability does not narrow when the VCMA voltage is applied, the error-rate reduction would not materialize, because the entire claim depends on the curve steepening.

Watch

Extended reading notes

Core claim

The central claim is that the logic error rate in CRAM is governed by the steepness of the SPTC of the output MTJ, and that the VCMA effect, by linearly reducing the interfacial perpendicular magnetic anisotropy with applied voltage, makes that curve steeper. With the VCMA coefficient set to 200 fJ/V/m, a value within the experimentally reported 100–370 fJ/V/m range, the error rate of a NAND operation at 200% TMR falls by 61.43%, and the voltage needed to reach the minimum error rate falls from 1.801 V to 1.458 V. The authors further find that the benefit grows with TMR ratio: at higher TMR, the VCMA-induced error-rate reduction is amplified, and the same error rate can be achieved at roughly 330% lower TMR when VCMA is present. The paper frames this as the first use of SPTC modification to reduce CRAM error rates, and notes that VCMA's symmetry limits the method to a subgroup of logic operations unless the sign of the VCMA coefficient is reversed.

Load-bearing premise

The macrospin LLG model with a rectangular MTJ shape quantitatively reproduces the switching probability tails down to error rates around $10^{-6}$ for the device dimensions considered, even though the paper admits it captures only qualitative features with minor quantitative deviations from micromagnetic edge effects.

Editorial extensions

If this is right

  • CRAM designs can trade a higher VCMA coefficient for lower TMR requirements, since VCMA achieves the same error rate at roughly 330% lower TMR.
  • Lowering $V_{\rm logic}$ via VCMA reduces per-operation energy; at 200% TMR, energy drops from $11\times10^{-13}$ J to $7\times10^{-13}$ J.
  • If VCMA coefficients reach the theoretically predicted 1000 fJ/V/m, the error-rate reduction would amplify beyond the 61.43% reported at 200 fJ/V/m.
  • VCMA-based error reduction is complementary to existing techniques such as raising TMR or lowering RA product, providing extra design margin.
  • Because the VCMA effect is voltage-symmetric, the reduction applies to a subset of CRAM logic operations; reversing the VCMA coefficient sign would target the complementary subgroup.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • The steepening argument should transfer to other stochastic switching devices, such as voltage-controlled exchange coupling (VCEC) MTJs, where the barrier modulation is even faster; the authors hint at this but do not simulate it.
  • A dedicated experiment comparing SPTC width (voltage span from 10% to 90% switching probability) with and without VCMA on the same device would isolate the steepening effect from other error sources like process variations.
  • If micromagnetic edge effects broaden the SPTC more than the macrospin model suggests, the quantitative error-rate reduction (61.43%) may shrink, but the qualitative effect—VCMA steepens the curve—should survive; the paper explicitly concedes minor quantitative deviations.
  • The 61.43% figure is a single-point result at 200 fJ/V/m and 200% TMR; mapping the error-rate reduction as a function of VCMA coefficient and TMR would show whether the benefit saturates or continues to grow.
Share X Bluesky LinkedIn Reddit HN

Signed reviews

No signed human review yet.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

3 major / 4 minor

Summary. The paper proposes using voltage-controlled magnetic anisotropy (VCMA) to steepen the switching probability transfer curve (SPTC) of magnetic tunnel junctions (MTJs) in computational random-access memory (CRAM). The authors combine a stochastic Landau-Lifshitz-Gilbert (LLG) model with an HSPICE circuit model to compare CRAM NAND logic error rates with and without VCMA, reporting a 61.43% error-rate reduction at a VCMA coefficient of 200 fJ/V/m, a reduction of the required logic voltage from 1.801 V to 1.458 V, and lower energy consumption. The central claim is that VCMA-induced energy-barrier modulation makes the SPTC steeper, thereby improving logic margins.

Significance. If substantiated, the proposed approach would offer a device-level technique for improving CRAM reliability and energy efficiency, complementing TMR-ratio and RA-product engineering. The modeling framework, based on standard stochastic LLG dynamics and SPICE-level circuit simulation, is appropriate for exploring such trends, and the paper clearly identifies a practically relevant problem. However, the quantitative headline claims currently rest on an unexplained sign relationship between barrier lowering and SPTC steepening, on a missing device parameter table, and on a macrospin model the authors themselves describe as only qualitatively accurate. These issues must be resolved before the quantitative error-rate figures can be trusted.

major comments (3)
  1. [Equations (1)-(2) and Figures 3 and 5] There is a direct contradiction between the stated VCMA mechanism and the reported steepening. Equations (1) and (2) show that a positive VCMA voltage reduces the interfacial anisotropy Kint and hence the thermal stability factor Δ. Figure 3 explicitly demonstrates that lower Δ produces a shallower, less steep SPTC. Yet Figure 5 reports that VCMA at ξ=200 fJ/V/m produces a steeper SPTC than the no-VCMA case. The text attributes this to 'modulation of the energy barrier' without explaining why a barrier reduction would steepen the curve. Because the 61.43% error-rate reduction is attributed precisely to this steepening, this inconsistency is load-bearing. The authors must either reconcile the sign of the mechanism, show that the comparison in Figure 5 is made after an appropriate voltage renormalization that is not equivalent to the Figure 3 comparison, or correct the model.
  2. [Device parameters (referenced as TABLE 1 and TABLE 2.1)] The manuscript repeatedly refers to the device parameters as listed in 'TABLE 2.1' and 'TABLE 1', but no tables are present in the submitted text. Quantitative results such as the absolute error rates, the Vlogic values, the switching trajectories in Figure 4, and the 61.43% reduction cannot be reproduced or assessed without the MTJ dimensions, saturation magnetization, damping, free-layer thickness, RA product, TMR parameters, and the oxide thickness used in Eq. (1). This missing information is essential for evaluating whether the reported effects are physical or artifacts of particular parameter choices.
  3. [Macrospin model and Monte Carlo statistics] The authors state that their macrospin model is 'expected to capture the qualitative features of the SPTCs accurately, with only minor quantitative deviations' compared to a micromagnetic model, yet they report quantitative error rates to three significant figures (26.33% to 17.25%, a 61.43% reduction). No micromagnetic validation, confidence intervals, or error bars are provided for the 1000-trial Monte Carlo estimates, which is particularly concerning because the error rates are obtained from the tails of the switching probability distribution. The manuscript thus does not currently support the precision of its central quantitative claims.
minor comments (4)
  1. [References] The reference list skips [42] entirely; the numbering jumps from [41] to [43]. Also, references [17] and [18] are identical, which suggests a citation error.
  2. [Typos and terminology] There is a typo in the Methods section: 'initial angel' should be 'initial angle'. Additionally, the term 'Memory Random Access Memory (MRAM)' in the keywords should be 'Magnetoresistive Random Access Memory' or 'Magnetic Random Access Memory'.
  3. [Figure 6 normalization] In the Probability and Complement Analysis section, the horizontal coordinates are said to be normalized by the 50% switching voltage, but the figure caption should state this explicitly for each curve so that readers can distinguish the effect of VCMA from a simple voltage shift.
  4. [Experimental claims] The Methods section states that the methodology 'provides a realistic and experiment-based approach', but the manuscript contains no experimental data. This phrasing should be softened to avoid overstating the empirical validation.

Circularity Check

0 steps flagged · score 0.0 of 10

No significant circularity: the error-rate reduction follows from independently simulated SPTCs, and the VCMA coefficient is a stated experimental-range parameter, not fitted to the claimed result.

full rationale

The paper's central derivation chain is: (1) VCMA modifies interfacial anisotropy through Eq. (1); (2) this modifies the thermal stability factor through Eq. (2); (3) the LLG/SPICE model with thermal noise produces switching probability curves; (4) the SPTC is fed into a CRAM circuit model to obtain NAND error rates. No step in this chain equates the output to the input by construction. The VCMA coefficient of 200 fJ/V/m is introduced as an explicitly stated value from the experimental range (100-370 fJ/V/m), not fitted to the target error-rate reduction. The 61.43% error-rate reduction is a simulated output, not a parameter that was tuned to reproduce it. The CRAM error-rate calculation references the authors' prior CRAM models [15,16], but those include an experimental demonstration, so the self-citation is not load-bearing in a circular way; the SPTC-to-error-rate transformation is a well-defined circuit calculation. A separate concern, noted for correctness rather than circularity, is that Eqs. (1)-(2) and Fig. 3 imply that VCMA-induced reduction of Delta should flatten the SPTC, which conflicts with the reported steepening in Fig. 5; that is an internal-consistency issue, not a circularity. Because no prediction is equivalent to an input by definition or by fitted construction, the circularity score is 0.

Assumptions & free parameters 2 free parameters · 4 assumptions · 0 invented entities

The central error-rate numbers rest on the stochastic LLG model, a linear VCMA anisotropy model, and a set of device parameters the manuscript references but does not list. None of these are fitted to the target result, so the derivation is not circular, but the model is the only evidence for the quantitative claim.

free parameters (2)
  • VCMA coefficient ξ = 200 fJ·V^-1·m^-1
    Adopted as reasonably optimistic based on experimental and theoretical ranges; the central error-rate reduction scales with this chosen value.
  • Thermal field standard deviation σ_Hth = 4.5 mT
    Used to capture thermal fluctuations under realistic conditions; depends on unstated time step and device volume, and no sensitivity analysis is given.
assumptions (4)
  • domain assumption Macrospin approximation faithfully captures SPTC for the rectangular MTJs considered
    Authors state the macrospin model captures qualitative features with only minor quantitative deviations from micromagnetic edge effects, yet use it to report quantitative error-rate reductions (Methods, paragraph on rare switching events).
  • domain assumption VCMA changes interfacial anisotropy linearly with voltage: K_int(V) = K_int,0 - ξV/t_ox (Eq. 1)
    Empirical linear model taken from prior VCMA literature; not derived or validated against the specific device in this work.
  • standard math Initial magnetization angle follows the Fokker-Planck distribution (Eq. 7) and thermal noise is an independent zero-mean Gaussian at each time step
    Standard stochastic LLG modeling assumptions needed to produce switching probabilities.
  • domain assumption Modified Julliere TMR model (Eq. 8) captures temperature and voltage dependence
    Standard compact-model formula; affects the circuit-level voltage distribution and error-rate estimates.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Modulation of switching dynamics in magnetic tunnel junctions for low-error-rate computational random-access memory." pith.science (2026). https://pith.science/paper/L6S2BOCY

@misc{pith2026250514829,
  author       = {Pith},
  title        = {Pith review of: Modulation of switching dynamics in magnetic tunnel junctions for low-error-rate computational random-access memory},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/L6S2BOCY}},
  note         = {Machine review of arXiv:2505.14829}
}
read the original abstract

The conventional computer architecture has been facing challenges answering the ever-increasing demands from emerging applications, such as AI, for energy-efficient computation and memory hardware systems. Computational Random Access Memory (CRAM) represents a true in-memory computing paradigm that integrates logic and memory functions within the same array. At its core, CRAM relies on Magnetic Tunnel Junctions (MTJs), which serve as the foundational building blocks for implementing both memory storage and logic operations. However, a key challenge in CRAM lies in the non-ideal error rates associated with switching dynamics of MTJs, necessitating innovative approaches to reduce errors and optimize logic margins. This work proposes a novel approach of utilizing the voltage-controlled magnetic anisotropy (VCMA) to steepen the switching probability transfer curve (SPTC), thereby significantly reducing the logic operation error rate in CRAM. Using several numerical modeling tools, we validate the effectiveness of VCMA in modulating the energy barrier and switching dynamics in MTJs. It is revealed that the VCMA effect significantly reduces the error rate of CRAM by 61.43% at a VCMA coefficient of 200 fJ/V/m compared to CRAM without VCMA. The reduction of error rate is further rapidly amplified with an increasing TMR ratio. Furthermore, the introduction of the VCMA effect decreases the logic voltage (Vlogic) required for logic operations in CRAM and results in reduction of energy consumption. Our work serves as a first exploration in reducing the error rate in CRAM by modifying SPTC in MTJs.

Figures

Figures reproduced from arXiv: 2505.14829 by the authors.

Figure 2
Figure 2. (a) Device structure of STT+VCMA MTJ . (b) The energy barrier of a VCMA-based MTJ is influenced by the applied voltage (VVCMA). A reduction in the energy barrier enables the magnetization to oscillate between its parallel and antiparallel configurations. (c) VCMA-STT MTJ SPICE compact model capturing the interplay of anisotropy, temperature effects, STT dynamics, and TMR for simulating VCMA-MTJ behavior. Where, 𝜇0 i… view at source ↗

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

49 extracted references · 48 canonical work pages

  1. [1]

    Modeling the voltage-dependent tunneling TMR effect on MTJ

    work page

  2. [2]

    Solving the voltage distribution across LL during operations

    work page

  3. [3]

    VCMA = 200

    Simulating the magnetization switching probability of the output MTJ, incorporating thermal noise and variations to evaluate logic accuracy. The error rate is calculated by comparing the simulated statistical expectations of the output state, ⟨Dout⟩, with the expected Boolean logic truth table. The error rate metric quantifies the likelihood of an incorre...

    work page

  4. [4]

    Deep learning

    LeCun, Yann, Yoshua Bengio, and Geoffrey Hinton. "Deep learning." nature 521.7553 (2015): 436-444

    2015

  5. [5]

    Machine learning: Trends, perspectives, and prospects

    Jordan, Michael I., and Tom M. Mitchell. "Machine learning: Trends, perspectives, and prospects." Science 349.6245 (2015): 255-260

    work page 2015

  6. [6]

    GPUs and the future of parallel computing

    Keckler, Stephen W., et al. "GPUs and the future of parallel computing." IEEE micro 31.5 (2011): 7-17

    work page 2011

  7. [7]

    Exascale computing study: Technology challenges in achieving exascale systems

    Bergman, Keren, et al. "Exascale computing study: Technology challenges in achieving exascale systems." Defense Advanced Research Projects Agency Information Processing Techniques Office (DARPA IPTO), Tech. Rep 15 (2008): 181

    work page 2008

  8. [8]

    1.1 computing's energy problem (and what we can do about it)

    Horowitz, Mark. "1.1 computing's energy problem (and what we can do about it)." 2014 IEEE international solid-state circuits conference digest of technical papers (ISSCC). IEEE, 2014

    work page 2014

Show all 49 references
  1. [9]

    ‘Memristive’switches enable ‘stateful’logic operations via material implication

    Borghetti, Julien, et al. "‘Memristive’switches enable ‘stateful’logic operations via material implication." Nature 464.7290 (2010): 873-876

    2010

  2. [10]

    Prime: A novel processing -in-memory architecture for neural network computation in reram -based main memory

    Chi, Ping, et al. "Prime: A novel processing -in-memory architecture for neural network computation in reram -based main memory." ACM SIGARCH Computer Architecture News 44.3 (2016): 27-39

    2016

  3. [11]

    Memristor-based material implication (IMPLY) logic: Design principles and methodologies

    Kvatinsky, Shahar, et al. "Memristor-based material implication (IMPLY) logic: Design principles and methodologies." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22.10 (2013): 2054-2066

    2013

  4. [12]

    MAGIC —Memristor-aided logic

    Kvatinsky , Shahar, et al. "MAGIC —Memristor-aided logic." IEEE Transactions on Circuits and Systems II: Express Briefs 61.11 (2014): 895-899

    2014

  5. [13]

    General structure for computational random access memory (CRAM)

    Wang, Jian-Ping, and Jonathan D. Harms. "General structure for computational random access memory (CRAM)." U.S. Patent No. 9,224,447. 29 Dec. 2015

    2015

  6. [14]

    Felix: Fast and energy -efficient logic in memory

    Gupta, Saransh, Mohsen Imani, and Tajana Rosing. "Felix: Fast and energy -efficient logic in memory." 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2018

    2018

  7. [15]

    Efficient in -memory processing using spintronics

    Chowdhury, Zamshed, et al. "Efficient in -memory processing using spintronics." IEEE Computer Architecture Letters 17.1 (2017): 42-46

    2017

  8. [16]

    Computedram: In -memory compute using off -the-shelf drams

    Gao, Fei, Georgios Tziantzioulis, and David Wentzlaff. "Computedram: In -memory compute using off -the-shelf drams." Proceedings of the 52nd annual IEEE/ACM international symposium on microarchitecture. 2019

    2019

  9. [17]

    RACER: Bit -pipelined processing using resistive memory

    Truong, Minh SQ, et al. "RACER: Bit -pipelined processing using resistive memory." MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture. 2021

    2021

  10. [18]

    Manufacturability evaluation of magnetic tunnel junction -based computational random - access memory

    Lv, Yang, and Jian -Ping Wang. "Manufacturability evaluation of magnetic tunnel junction -based computational random - access memory." IEEE Transactions on Magnetics (2023)

    2023

  11. [19]

    Experimental demonstration of magnetic tunnel junction-based computational random-access memory

    Lv, Yang, et al. "Experimental demonstration of magnetic tunnel junction-based computational random-access memory." npj Unconventional Computing 1.1 (2024)

    2024

  12. [21]

    In-memory processing on the spintronic CRAM: From hardware design to application mapping

    Zabihi, Masoud, et al. "In-memory processing on the spintronic CRAM: From hardware design to application mapping." IEEE Transactions on Computers 68.8 (2018): 1159-1173

    2018

  13. [22]

    A DNA read alignment accelerator based on computational RAM

    Chowdhury, Zamshed I., et al. "A DNA read alignment accelerator based on computational RAM." IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 6.1 (2020): 80-88

    2020

  14. [23]

    Cram -seq: Accelerating rna -seq abundance quantification using computational ram

    Chowdhury, Zamshed I., et al. "Cram -seq: Accelerating rna -seq abundance quantification using computational ram." IEEE Transactions on Emerging Topics in Computing 10.4 (2022): 2055-2071

    2022

  15. [24]

    Crafft: High resolution fft accelerator in spintronic computational ram

    Cılasun, Hüsrev, et al. "Crafft: High resolution fft accelerator in spintronic computational ram." 2020 57th ACM/IEEE Design Automation Conference (DAC). IEEE, 2020

    2020

  16. [25]

    Electric -field-controlled magnetoelectric RAM: Progress, challenges, and scaling

    Amiri, Pedram Khalili, et al. "Electric -field-controlled magnetoelectric RAM: Progress, challenges, and scaling." IEEE Transactions on Magnetics 51.11 (2015): 1-7

    2015

  17. [26]

    In -plane magnetic field effect on switching voltage and thermal stability in electric -field-controlled perpendicular magnetic tunnel junctions

    Grezes, C., et al. "In -plane magnetic field effect on switching voltage and thermal stability in electric -field-controlled perpendicular magnetic tunnel junctions." AIP Advances 6.7 (2016)

    2016

  18. [27]

    Estimation of thermal stability factor and intrinsic switching current from switching distributions in spin-transfer-torque devices with out-of-plane magnetic anisotropy

    Heindl, R., A. Chaudhry, and S. E. Russek. "Estimation of thermal stability factor and intrinsic switching current from switching distributions in spin-transfer-torque devices with out-of-plane magnetic anisotropy." AIP Advances 8.1 (2018)

    2018

  19. [28]

    A quasi -analytical model for energy -delay-reliability tradeoff studies during write operations in a perpendicular STT-RAM cell

    Munira, Kamaram, William H. Butler, and Avik W. Ghosh. "A quasi -analytical model for energy -delay-reliability tradeoff studies during write operations in a perpendicular STT-RAM cell." IEEE transactions on electron devices 59.8 (2012): 2221-2226

    2012

  20. [29]

    A comparative study between spin -transfer-torque and spin -Hall-effect switching mechanisms in PMTJ using SPICE

    Ahmed, Ibrahim, et al. "A comparative study between spin -transfer-torque and spin -Hall-effect switching mechanisms in PMTJ using SPICE." IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 3 (2017): 74-82

    2017

  21. [30]

    Modeling and exploration of the voltage -controlled magnetic anisotropy effect for the next -generation low-power and high-speed MRAM applications

    Kang, Wang, et al. "Modeling and exploration of the voltage -controlled magnetic anisotropy effect for the next -generation low-power and high-speed MRAM applications." IEEE Transactions on Nanotechnology 16.3 (2017): 387-395

    2017

  22. [31]

    Switching distributions for perpendicular spin-torque devices within the macrospin approximation

    Butler, William H., et al. "Switching distributions for perpendicular spin-torque devices within the macrospin approximation." IEEE Transactions on Magnetics 48.12 (2012): 4684-4700

    2012

  23. [32]

    A survey on circuit modeling of spin -transfer-torque magnetic tunnel junctions

    Vatankhahghadim, Aynaz, Safeen Huda, and Ali Sheikholeslami. "A survey on circuit modeling of spin -transfer-torque magnetic tunnel junctions." IEEE Transactions on Circuits and Systems I: Regular Papers 61.9 (2014): 2634-2643

    2014

  24. [33]

    Evaluation of operating margin and switching probability of voltage -controlled magnetic anisotropy magnetic tunnel junctions

    Song, Jeehwan, et al. "Evaluation of operating margin and switching probability of voltage -controlled magnetic anisotropy magnetic tunnel junctions." IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 4.2 (2018): 76-84

    2018

  25. [34]

    UMN MTJ SPICE model, online: http://mtj.umn.edu

  26. [35]

    Influence of shape anisotropy on magnetization dynamics driven by spin hall effect

    Li, X. G., et al. "Influence of shape anisotropy on magnetization dynamics driven by spin hall effect." Advances in Materials Science and Engineering 2016.1 (2016): 4259846

    2016

  27. [36]

    Fully micromagnetic analysis of voltage -controlled magnetization switching in magnetic-topological-insulator-based devices

    Komine, Takashi, and Takahiro Chiba. "Fully micromagnetic analysis of voltage -controlled magnetization switching in magnetic-topological-insulator-based devices." AIP Advances 14.2 (2024)

    2024

  28. [37]

    Spin -transfer torque switching probability of CoFeB/MgO/CoFeB magnetic tunnel junctions beyond macrospin

    Sun, Jonathan Z. "Spin -transfer torque switching probability of CoFeB/MgO/CoFeB magnetic tunnel junctions beyond macrospin." Physical Review B 104.10 (2021): 104428

    2021

  29. [38]

    Perpendicular magnetic anisotropy of Ir/CoFeB/MgO trilayer system tuned by electric fields

    Skowroński, Witold, et al. "Perpendicular magnetic anisotropy of Ir/CoFeB/MgO trilayer system tuned by electric fields." Applied Physics Express 8.5 (2015): 053003

    2015

  30. [39]

    Enhancement of voltage -controlled magnetic anisotropy through precise control of Mg insertion thickness at CoFeB| MgO interface

    Li, Xiang, et al. "Enhancement of voltage -controlled magnetic anisotropy through precise control of Mg insertion thickness at CoFeB| MgO interface." Applied Physics Letters 110.5 (2017)

    2017

  31. [40]

    Enhancement of perpendicular magnetic anisotropy and its electric field -induced change through interface engineering in Cr/Fe/MgO

    Kozioł-Rachwał, A., et al. "Enhancement of perpendicular magnetic anisotropy and its electric field -induced change through interface engineering in Cr/Fe/MgO." Scientific reports 7.1 (2017): 5993

    2017

  32. [41]

    Large voltage control of magnetic anisotropy in CoFeB/MgO/OX structures at room temperature

    Xue, Fen, et al. "Large voltage control of magnetic anisotropy in CoFeB/MgO/OX structures at room temperature." APL Materials 7.10 (2019)

    2019

  33. [42]

    Voltage -controlled magnetic anisotropy in an ultrathin Ir -doped Fe layer with a CoFe termination layer

    Nozaki, Takayuki, et al. "Voltage -controlled magnetic anisotropy in an ultrathin Ir -doped Fe layer with a CoFe termination layer." APL Materials 8.1 (2020)

    2020

  34. [43]

    Large voltage -controlled magnetic anisotropy effect in magnetic tunnel junctions prepared by deposition at cryogenic temperatures

    Nozaki, Takayuki, et al. "Large voltage -controlled magnetic anisotropy effect in magnetic tunnel junctions prepared by deposition at cryogenic temperatures." APL Materials 11.12 (2023)

    2023

  35. [44]

    Voltage -controlled magnetic anisotropy effect through a high -k MgO/ZrO2/MgO hybrid tunneling barrier

    Onoda, Hiroshige, et al. "Voltage -controlled magnetic anisotropy effect through a high -k MgO/ZrO2/MgO hybrid tunneling barrier." Applied Physics Express 17.2 (2024): 023001

    2024

  36. [45]

    Energy-Efficient Stochastic Signal Manipulation in Superparamagnetic Tunnel Junctions via Voltage-Controlled Exchange Coupling

    Jia, Qi, et al. "Energy-Efficient Stochastic Signal Manipulation in Superparamagnetic Tunnel Junctions via Voltage-Controlled Exchange Coupling." Nano Letters (2025)

    2025

  37. [46]

    Ultrafast and Directional Magnetization Control via Voltage -Controlled Exchange Coupling

    Jia, Qi, et al. "Ultrafast and Directional Magnetization Control via Voltage -Controlled Exchange Coupling." arXiv preprint arXiv:2504.06509 (2025)

    2025 arXiv

  38. [47]

    Large and Tunable Electron -Depletion-Based Voltage -Controlled Magnetic Anisotropy in the CoFeB/MgO System via Work-Function-Engineered PtxW1–x Underlayers

    Chen, Yu -Chia, et al. "Large and Tunable Electron -Depletion-Based Voltage -Controlled Magnetic Anisotropy in the CoFeB/MgO System via Work-Function-Engineered PtxW1–x Underlayers." ACS nano (2025)

    2025

  39. [48]

    Enhanced Voltage‐Controlled Magnetic Anisotropy and Field‐Free Magnetization Switching Achieved with High Work Function and Opposite Spin Hall Angles in W/Pt/W SOT Tri‐Layers

    Chen, Yu‐Chia, et al. "Enhanced Voltage‐Controlled Magnetic Anisotropy and Field‐Free Magnetization Switching Achieved with High Work Function and Opposite Spin Hall Angles in W/Pt/W SOT Tri‐Layers." Advanced Functional Materials 35.10 (2025): 2416570

    2025

  40. [49]

    Large Spin‐Orbit Torque with Multi‐Directional Spin Components in Ni4W

    Yang, Yifei, et al. "Large Spin‐Orbit Torque with Multi‐Directional Spin Components in Ni4W." Advanced Materials (2025): 2416763

    2025

  41. [50]

    Prospects of Electric Field Control in Perpendicular Magnetic Tunnel Junctions and Emerging 2D Spintronics for Ultralow Energy Memory and Logic Devices

    Echtenkamp, Will, et al. "Prospects of Electric Field Control in Perpendicular Magnetic Tunnel Junctions and Emerging 2D Spintronics for Ultralow Energy Memory and Logic Devices." Advanced Functional Materials (2025): 2505426

    2025

Pith tools

Reviewed August 7, 2026 · model on record in the stance chip above.