REVIEW 5 major objections 6 minor 43 references
Guidance and Control Neural Network Acceleration using Memristors
T0 review · 5 major / 6 minor · reviewed 2026-08-05 · deepseek-v4-flash
Pith's one-line read Simulated memristor hardware learns spacecraft guidance, but device noise keeps accuracy well below digital.
desk verdict Solid feasibility study of memristor-accelerated G&CNET; the abstract overstates retraining recovery and no radiation model backs the space claim, but the core simulations and code are worth a referee. read the letter →
The pith
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
The reading
What carries the argument
The central mechanism is the memristor crossbar array, which performs matrix-vector multiplication in the analog domain; each network weight is stored as a conductance value in a differential two-resistor (2R) configuration, optionally split across multiple devices per weight (bit-slicing) to average out noise. The simulation is built on the IBM Analog Hardware Acceleration Kit with calibrated PCM (about 2% read noise) and RRAM (about 1%) device models, plus DAC/ADC quantization, IR-drop, and peripheral noise. Hardware-aware training keeps the backward pass ideal and applies device non-idealities only in the forward pass, enabling the network to adapt to its own noise. Bit-slicing works by r
What would settle it
Run the same G&CNET on a real PCM or RRAM crossbar chip, measure its loss with 8 to 16 slices per weight, and compare with the simulated loss; if the real loss remains more than an order of magnitude above the digital baseline under calibrated noise, or if adding radiation exposure to the full chip (including DAC/ADC periphery) degrades performance beyond what retraining can recover, the paper's feasibility claim would be falsified.
Extended reading notes
Core claim
On its own terms, the paper claims that a guidance and control neural network (G&CNET), trained to map spacecraft state to optimal thrust, can be deployed on simulated memristor crossbars using both PCM and RRAM devices, and that the network can learn the expert actions despite device non-idealities. The load-bearing results are: bit-slicing reduces loss by averaging independent device noise (loss halves from roughly 0.14 to 0.07 with eight slices per weight); retraining after device faults restores performance up to about 10% faults; and conductance drift over 48 hours degrades PCM roughly twice as much as RRAM. The paper explicitly acknowledges that the best memristive model still has loss
Load-bearing premise
The simulation's noise and drift models, calibrated on existing PCM and RRAM chips, are assumed to match the behavior of real devices in a space radiation environment; if actual device noise is worse, the reported feasibility could reverse.
Editorial extensions
If this is right
- If these results hold, RRAM-based accelerators are better suited than PCM for long-duration missions, since their drift over 48 hours is milder (about 1.5x vs 2x loss increase).
- Retraining on hardware after device faults could keep a memristor-based controller flying even as devices degrade, as long as faults stay near 10%.
- The order-of-magnitude loss gap means memristor-based G&CNETs are not yet ready for closed-loop control; noise mitigation is the limiting factor, not drift or faults.
- The open-source simulation setup with bit-slicing gives mission designers a way to test other candidate networks before committing to hardware.
Reading between the lines
- If real device noise in a space environment exceeds the 1–2% read-noise levels used here, the loss gap would widen; the next decisive test is a radiation test of a full crossbar chip including DAC/ADC periphery.
- The paper does not quantify energy or area; a direct power comparison of the memristive accelerator against an embedded GPU or microcontroller could show whether the accuracy gap is an acceptable trade-off.
- Low-pass filtering, ensemble averaging, or temporal redundancy—suggested but not tested in the paper—could close part of the noise gap without changing the hardware.
- Because memristors also support in-situ update, applications requiring on-board learning (e.g., geodesy or adaptive compression) might see a bigger benefit than the inference-only G&CNET studied here.
Signed reviews
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. The paper presents a simulation study of a memristor-based in-memory computing accelerator for a guidance-and-control neural network (G&CNET). Using the IBM Analog Hardware Acceleration Kit, the authors simulate PCM and RRAM crossbar arrays with calibrated device non-idealities, and evaluate bit-slicing from 1 to 16 devices per weight, conductance drift up to 48 hours, device faults (stuck-at-Gmin from 1% to 80%), and retraining after degradation. They report that analog networks can learn the expert control actions, bit-slicing reduces loss with diminishing returns, retraining largely recovers performance at fault ratios up to about 10%, and the best analog loss remains roughly an order of magnitude above the digital baseline. The paper frames this as a first step toward radiation-tolerant on-board AI acceleration for small satellites.
Significance. If the results hold, this is one of the first demonstrations that a G&CNET can be deployed on simulated memristive hardware, with a realistic treatment of device noise, drift, and faults. Strengths include the use of externally calibrated device models (IBM 1M PCM array, Wan et al. RRAM), the open-source code and data repository, the bit-slicing implementation contributed to the IBM AI HW Kit, and an explicit acknowledgment of the simulation-to-reality gap. The retraining experiment is a practically relevant contribution. However, the space-specific feasibility claim is not yet grounded in a radiation-informed device model, and several experimental reporting gaps (no error bars, undertrained baseline, short drift horizon) limit the strength of the conclusions.
major comments (5)
- [Sec. 2.3, Sec. 3 (Fig. 4)] The space-specific feasibility claim rests on device non-ideality models calibrated to ambient measurements (IBM 1M PCM array; Wan et al. RRAM) and on arbitrary stuck-at-Gmin fault ratios with no link to radiation dose. Neither radiation-induced read-noise/drift acceleration nor radiation effects on peripheral ADCs/DACs are modeled. Since radiation tolerance is the stated motivation (Sec. 1), this is a load-bearing gap. Add radiation-informed device parameters or explicitly reframe the paper as a nominal-environment simulation and soften the 'radiation-tolerant' wording in the abstract.
- [Sec. 3, Figs. 3 and 4] All plotted results are single means without error bars, seed counts, or confidence intervals. Device noise is stochastic, so observed differences (e.g., RRAM vs PCM, 8 vs 16 slices, retraining recovery from 0.34 to 0.086) may be within run-to-run noise. Report the number of seeds and dispersion (e.g., standard deviation or confidence intervals) for each experiment, or justify with a statistical test that the differences are significant.
- [Secs. 2.3, 4.1] Training was limited to 150 epochs, whereas the authors note the original G&CNETs used at least 300 epochs. The digital baseline is therefore undertrained, and the 'order of magnitude' analog-digital gap in Sec. 4 conflates device effects with training length. Train both models to convergence or match epochs, and re-state the gap claim accordingly.
- [Sec. 3, Fig. 5] The only end-to-end evaluation is a single open-loop trajectory overlay and validation loss; no closed-loop rollout of the controlled spacecraft is reported. The text itself says noise 'complicates numerically solving the dynamics.' Because G&CNET is a feedback controller, add closed-loop Monte Carlo results (or at least quantify tracking error) before claiming the analog model 'is capable of performing transfers.'
- [Sec. 3, Fig. 3 (right)] Conductance drift is only simulated up to 48 hours, while space missions operate on year-long timescales. No extrapolation or long-term drift model is provided, so the conclusion in Sec. 4 that drift has 'negligible or easily compensated' effects is not supported for the intended application. Extend the time horizon or limit the claim explicitly to the tested range.
minor comments (6)
- [Sec. 2.3] Provide details on bit-slicing mapping and quantization (number of slices, bit positions, signed/unsigned representation, ADC range, and how the slices are combined) so the implementation is reproducible.
- [Sec. 3, Fig. 3 (left)] Clarify the legend ('mean pcm' vs 'pcm', 'mean rram' vs 'rram'). If symbols are individual seeds, state this; if they are means of different runs, explain the distinction.
- [Sec. 4.1] The note that 150 epochs is shorter than the original G&CNET training (at least 300 epochs) should be moved to Section 2, since it affects the interpretation of all results, not just future work.
- [Sec. 3] The noise-averaging expression should read n_w = n_s / sqrt(x); the current typesetting '1/sqrt(x)*n_s = n_w' is ambiguous.
- [Throughout] Typos and formatting: 'att' should be 'at' (Sec. 3); 'e ffect' should be 'effect' (Sec. 1); missing spaces in 'lossL' and 'similaritySC' (Sec. 3).
- [References] Consider citing specific radiation-test data for PCM and RRAM at relevant dose/energy ranges, rather than a general reference, to support the radiation-resilience motivation.
Circularity Check
No significant circularity: simulation results are externally calibrated and not fitted to the target claims.
full rationale
The paper's central claims (memristive G&CNET feasibility, bit-slicing benefit, degradation and retraining recovery, drift impact) are measured simulation outputs from the IBM Analog Hardware Acceleration Kit, whose PCM and RRAM non-ideality models are calibrated to independent published device data (1M PCM array; Wan et al. Nature 2022). The loss values are not derived from any fitted constant in the paper: the digital baseline is an external reference, device noise/drift parameters come from the simulator's calibrated models, and the fault-ratio experiments inject stochastic stuck-at-Gmin states without tuning them to the reported outcomes. The 1/sqrt(x) noise-scaling comment in Section 3 is explicitly presented as an illustrative assumption ('if we assume... Still, this will have to be studied in more detail in future work'), not as the mechanism generating the loss curves. Self-citations such as G&CNET [23] and geodesyNets [39] supply benchmark networks and suggested future applications, but they are not load-bearing for the memristive acceleration results, and no uniqueness theorem or forced-choice argument imported from the authors' prior work appears. The acknowledged limitations—simulation-only validation, radiation-hardened periphery not modeled, and the gap between calibrated ambient-device models and real space radiation behavior—are fidelity and correctness concerns, not circularity. No prediction reduces by construction to its input, so the appropriate score is 0.
Assumptions & free parameters
assumptions (4)
- domain assumption The IBM AI HW Kit simulation provides a faithful representation of PCM and RRAM device behavior (noise, drift, faults) based on calibrated models from external arrays.
- domain assumption The G&CNET architecture and optimal state-action dataset from prior work (ref 23) represent a valid benchmark for space guidance and control.
- domain assumption Hardware-aware training with an ideal backward pass models the actual retraining process on memristive hardware.
- domain assumption Memristors are radiation-resistant, and the peripheral circuits can be radiation-hardened, so the accelerator is suitable for space.
Cite this review
Pith. "Pith review of Guidance and Control Neural Network Acceleration using Memristors." pith.science (2026). https://pith.science/paper/O56BLIMU
@misc{pith2026250902369,
author = {Pith},
title = {Pith review of: Guidance and Control Neural Network Acceleration using Memristors},
year = {2026},
howpublished = {\url{https://pith.science/paper/O56BLIMU}},
note = {Machine review of arXiv:2509.02369}
}
read the original abstract
In recent years, the space community has been exploring the possibilities of Artificial Intelligence (AI), specifically Artificial Neural Networks (ANNs), for a variety of on board applications. However, this development is limited by the restricted energy budget of smallsats and cubesats as well as radiation concerns plaguing modern chips. This necessitates research into neural network accelerators capable of meeting these requirements whilst satisfying the compute and performance needs of the application. This paper explores the use of Phase-Change Memory (PCM) and Resistive Random-Access Memory (RRAM) memristors for on-board in-memory computing AI acceleration in space applications. A guidance and control neural network (G\&CNET) accelerated using memristors is simulated in a variety of scenarios and with both device types to evaluate the performance of memristor-based accelerators, considering device non-idealities such as noise and conductance drift. We show that the memristive accelerator is able to learn the expert actions, though challenges remain with the impact of noise on accuracy. We also show that re-training after degradation is able to restore performance to nominal levels. This study provides a foundation for future research into memristor-based AI accelerators for space, highlighting their potential and the need for further investigation.
Figures
Figures from the paper (2 more)
Reference graph
Works this paper leans on
-
[1]
Furano, G. et al. Towards the Use of Artificial Intelligence on the Edge in Space Systems: Challenges and Opportuni- ties. IEEE Aerospace and Electronic Systems Magazine 35, 44–
-
[2]
Izzo, D., Märtens, M. & Pan, B. A survey on artificial intel- ligence trends in spacecraft guidance dynamics and control. Astrodynamics 3, 287–299. i s s n: 2522-0098. https://doi. org/10.1007/s42064-018-0053-6 (2024) (Dec. 1, 2019)
-
[3]
Izzo, D., Meoni, G., Gómez, P ., Dold, D. & Zoechbauer, A. in Artificial Intelligence for Space: AI4SPACE (CRC Press, 2023). i s b n: 9781003366386
work page 2023
-
[4]
Izzo, D., Hadjiivanov, A., Dold, D., Meoni, G. & Blazquez, E. in Artificial Intelligence for Space: AI4SPACE 107–159 (CRC Press, 2022)
work page 2022
-
[5]
Cheng, L., Wang, Z., Song, Y. & Jiang, F. Real-time opti- mal control for irregular asteroid landings using deep neu- ral networks. Acta Astronautica 170, 66–79. i s s n: 0094-5765. https://www.sciencedirect.com/science/article/pii/ S0094576520300151 (2025) (May 2020)
work page 2025
- [6]
-
[7]
Ni, Y., Pan, B. & Pérez, P . G. Accelerating Deep Neural Network training for autonomous landing guidance via ho- motopy. Acta Astronautica 212, 654–664. i s s n: 0094-5765. https://www.sciencedirect.com/science/article/pii/ S0094576523004368 (2025) (Nov. 2023)
work page 2025
-
[8]
Radiation Tolerance and Mitigation for Neuro- morphic Processors (Jan
Schumann, J. Radiation Tolerance and Mitigation for Neuro- morphic Processors (Jan. 1, 2022). https://ntrs.nasa.gov/ citations/20220013182 (2024)
arXiv 2022
Show all 43 references
-
[9]
& Lane, N
Kothari, V., Liberis, E. & Lane, N. D.The Final Frontier: Deep Learning in Space in Proceedings of the 21st International Work- shop on Mobile Computing Systems and Applications (Associa- tion for Computing Machinery, New York, NY, USA, Mar. 3, 2020), 45–49. i s b n: 978145037...
2020
-
[10]
& Po- lian, I
Amrouch, H., Du, N., Gebregiorgis, A., Hamdioui, S. & Po- lian, I. Towards Reliable In-Memory Computing:From Emerging Devices to Post-von-Neumann Architecturesin 2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC) 2021 IFIP/IEEE 29th Interna...
2021
-
[11]
Schuman, C. D. et al. A Survey of Neuromorphic Computing and Neural Networks in Hardware 2017. https://arxiv.org/ abs/1705.06963 (2024)
2017 arXiv
-
[12]
Davies, M. et al. Loihi: A Neuromorphic Manycore Proces- sor with On-Chip Learning. IEEE Micro 38, 82–99. i s s n: 0272-1732, 1937-4143. https : / / ieeexplore . ieee . org / document/8259423/ (2024) (Jan. 2018)
1937
-
[13]
Montealegre, N., Merodio, D., Fernández, A. & Arm- bruster, P .In-flight reconfigurable FPGA-based space systems in 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS) 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS) (June 2015), 1–8. https : / / iee...
2015
-
[14]
Singh, A. et al. Low-Power Memristor-Based Computing for Edge-AI Applications in 2021 IEEE International Symposium on Circuits and Systems (ISCAS) 2021 IEEE International Symposium on Circuits and Systems (ISCAS) (May 2021), 1–5. https://ieeexplore.ieee.org/abstract/document/ ...
2021
-
[15]
Diware, S. et al. Accurate and Energy-Efficient Bit-Slicing for RRAM-Based Neural Networks. IEEE Transactions on Emerg- ing Topics in Computational Intelligence 7, 164–177. i s s n: 2471-285X. https : / / ieeexplore . ieee . org / document / 9840507/ (2024) (Feb. 2023)
2024
-
[16]
Hughart, D. R. et al. A Comparison of the Radiation Response of \rm TaO_\rm x and \rm TiO_2 Memristors. IEEE Trans- actions on Nuclear Science 60, 4512–4519. i s s n: 1558-1578. https : / / ieeexplore . ieee . org / document / 6678257 / ?arnumber=6678257&tag=1 (2024) (Dec. 2013)
2024
-
[17]
Khaddam-Aljameh, R. et al. HERMES Core – A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps/LSB Linearized CCO-based ADCs and local digital pro- cessing in 2021 Symposium on VLSI Circuits 2021 Symposium on VLSI Circuits (IEEE, Kyoto, Japan, June 13, 2021)...
2021
-
[18]
A compute-in-memory chip based on resistive random-access memory
Wan, W.et al. A compute-in-memory chip based on resistive random-access memory. Nature 608, 504–512. i s s n: 1476-
-
[19]
& Verma, N
Deaville, P ., Zhang, B. & Verma, N. A 22nm 128-kb MRAM Row/Column-Parallel In-Memory Computing Macro with Memory-Resistance Boosting and Multi-Column ADC Readout in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) 2022 IEEE Sympo- sium on VLS...
2022
-
[20]
Bonnet, D. et al. Bringing uncertainty quantification to the extreme-edge with memristor-based Bayesian neural net- works. Nature Communications 14, 7530. i s s n: 2041-1723. https://www.nature.com/articles/s41467-023-43317-9 (2024) (Nov. 20, 2023)
-
[21]
Lyu, H. et al. Research on single event e ffect test of a RRAM memory and space flight demonstration. Microelec- tronics Reliability. Proceedings of ESREF 2021, 32nd Euro- pean Symposium on Reliability of Electron Devices, Failure Physics and Analysis 126, 114347. i s s n: 002...
2021
-
[22]
Arnold, E. et al. Towards Large-scale Network Emulation on Analog Neuromorphic Hardware 2024. https://arxiv.org/ abs/2401.16840 (2024)
2024 arXiv
-
[23]
& Vasileiou, T
Izzo, D., Tailor, D. & Vasileiou, T. On the Stability Analysis of Deep Neural Network Representations of an Optimal State Feedback. IEEE Transactions on Aerospace and Electronic Systems 57, 145–154. i s s n: 1557-9603. https : / / ieeexplore . ieee . org / abstract / document ...
2024
-
[24]
Gallo, M. L. et al. Precision of bit slicing with in-memory com- puting based on analog phase-change memory crossbars.Neu- romorphic Computing and Engineering 2, 014009. i s s n: 2634-
-
[25]
Pontryagin, L. S. Mathematical Theory of Optimal Processes (2024) (CRC Press, 1987)
2024
-
[26]
& Izzo, D
Tailor, D. & Izzo, D. Learning the optimal state-feedback via supervised imitation learning. Astrodynamics 3, 361–374. i s s n: 2522-0098. https://doi.org/10.1007/s42064-019- 0054-0 (2024) (Dec. 1, 2019)
2024 doi
-
[27]
Memristor-The missing circuit element.IEEE Trans- actions on Circuit Theory 18, 507–519
Chua, L. Memristor-The missing circuit element.IEEE Trans- actions on Circuit Theory 18, 507–519. i s s n: 0018-9324. http: / / ieeexplore . ieee . org / document / 1083337/ (2024) (1971)
2024
-
[28]
Zahoor, F., Azni Zulkifli, T. Z. & Khanday, F. A. Resistive Random Access Memory (RRAM): an Overview of Materi- als, Switching Mechanism, Performance, Multilevel Cell (mlc) Storage, Modeling, and Applications. Nanoscale Research Let- ters 15, 90. i s s n: 1556-276X. https://li...
2024 doi
-
[29]
Ankit, A. et al. PUMA: A Programmable Ultra-e fficient Memristor-based Accelerator for Machine Learning Inference in Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Oper- ating Systems ASPLOS ’19: Architectural S...
2019
-
[30]
& Luo, Y
Yu, S., Shim, W., Peng, X. & Luo, Y. RRAM for Compute- in-Memory: From Inference to Training. IEEE Transactions on Circuits and Systems I: Regular Papers 68, 2753–2765. i s s n: 1558-0806. https : / / ieeexplore . ieee . org / abstract / document / 9406197 ? casa _ token = d9b...
2024
-
[31]
P .et al
Wong, H.-S. P .et al. Phase Change Memory. Proceedings of the IEEE 98, 2201–2227. i s s n: 1558-2256. https://ieeexplore. ieee . org / abstract / document / 5609179 ? casa _ token = ZNFfgH8G5VIAAAAA : kgTjAeJ - KYvyRKsniS9Gd995JySQs - lRm8pOA5KjHqC3aAJYopN79pnNCRwCQMrLCKfCUqiR...
2024
-
[32]
Rasch, M. J. et al. A Flexible and Fast PyTorch Toolkit for Sim- ulating Training and Inference on Analog Crossbar Arrays in 2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS) 2021 IEEE 3rd International Conference on Artificial Inte...
2021
-
[33]
Esser, S. K. et al. Convolutional networks for fast, energy- efficient neuromorphic computing. Proceedings of the National Academy of Sciences 113, 11441–11446 (2016)
2016
-
[34]
Schmitt, S. et al. (2017)
2017
-
[35]
Kungl, A. F.et al. Accelerated physical emulation of bayesian inference in spiking neural networks.Frontiers in neuroscience 13, 1201 (2019)
2019
-
[36]
Rasch, M. J. et al. Hardware-aware training for large-scale and diverse deep learning inference workloads using in- memory computing-based accelerators. Nature Communica- tions 14, 5282. i s s n: 2041-1723. https://www.nature.com/ articles/s41467-023-40770-4 (2024) (Aug. 30, 2023)
-
[37]
https : / / github
Guidance and Control Neural Network Acceleration using Mem- ristors Github Repo accessed May 2024. https : / / github . com/HeatPhoenix/memristor-gecnet
2024
-
[38]
Baroni, A. et al. Tackling the Low Conductance State Drift through Incremental Reset and Verify in RRAM arrays in 2021 IEEE International Integrated Reliability Workshop (IIRW)2021 IEEE International Integrated Reliability Workshop (IIRW) (Oct. 2021), 1–5. https : / / ieeexplo...
2021
-
[39]
& Gómez, P
Izzo, D. & Gómez, P . Geodesy of irregular small bodies via neural density fields. Communications Engineering 1, 1–12. i s s n: 2731-3395. https : / / www . nature . com / articles / s44172-022-00050-3 (2024) (Dec. 28, 2022)
2024
-
[40]
M., Anghel, A., Rizzoli, P ., Martone, M
Asiyabi, R. M., Anghel, A., Rizzoli, P ., Martone, M. & Datcu, M. Complex-Valued Autoencoder for Multi-Polarization SLC SAR Data Compression with Side Information in IGARSS 2023 - 2023 IEEE International Geoscience and Remote Sensing Sympo- sium IGARSS 2023 - 2023 IEEE Interna...
2023
-
[56]
https : / / ieeexplore
i s s n: 1557-959X. https : / / ieeexplore . ieee . org / document/9288809/?arnumber=9288809 (2024) (Dec. 2020)
2024
-
[4386]
https://dx.doi.org/10.1088/2634- 4386/ac4fb7 (2024) (Feb. 2022)
2024 doi
-
[4687]
https://www.nature.com/articles/s41586- 022- 04992-8 (2024) (Aug. 2022)
2024
Reviewed August 5, 2026 · model on record in the stance chip above.
Discussion (0). Continue with ORCID to comment.