pith. sign in

arxiv: 2601.14347 · v1 · pith:UJ4ZSUMNnew · submitted 2026-01-20 · 💻 cs.AR

Multi-Partner Project: COIN-3D -- Collaborative Innovation in 3D VLSI Reliability

classification 💻 cs.AR
keywords reliabilitysystemsdesignvlsiaddresschipletscoin-3dcollaborative
0
0 comments X
read the original abstract

As semiconductor manufacturing advances from the 3-nm process toward the sub-nanometer regime and transitions from FinFETs to gate-all-around field-effect transistors (GAAFETs), the resulting complexity and manufacturing challenges continue to increase. In this context, 3D chiplet-based approaches have emerged as key enablers to address these limitations while exploiting the expanded design space. Specifically, chiplets help address the lower yields typically associated with large monolithic designs. This paradigm enables the modular design of heterogeneous systems consisting of multiple chiplets (e.g., CPUs, GPUs, memory) fabricated using different technology nodes and processes. Consequently, it offers a capable and cost-effective strategy for designing heterogeneous systems. This paper introduces the Horizon Europe Twinning project COIN-3D (Collaborative Innovation in 3D VLSI Reliability), which aims to strengthen research excellence in 2.5D/3D VLSI systems reliability through collaboration between leading European institutions. More specifically, our primary scientific goal is the provision of novel open-source Electronic Design Automation (EDA) tools for reliability assessment of 3D systems, integrating advanced algorithms for physical- and system-level reliability analysis.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. TCL: Enabling Fast and Efficient Cross-Hardware Tensor Program Optimization via Continual Learning

    cs.LG 2026-04 conditional novelty 6.0

    TCL delivers 16.8x faster tuning on CPU and 12.48x on GPU with modestly lower inference latency by combining RDU active sampling, a lightweight Mamba cost model, and cross-platform continual knowledge distillation.

  2. Active Imitation Learning for Thermal- and Kernel-Aware LFM Inference on 3D S-NUCA Many-Cores

    cs.LG 2026-04 unverdicted novelty 4.0

    AILFM uses active imitation learning to learn thermal- and kernel-aware scheduling policies for LFM inference on 3D S-NUCA many-cores, outperforming baselines while maintaining thermal safety.