Hybrid physical/logical zero-noise extrapolation with limited logical executions
Pith reviewed 2026-05-10 11:55 UTC · model grok-4.3
The pith
Mixing a few error-corrected points with many uncorrected ones reduces runtime for zero-noise extrapolation by orders of magnitude.
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
Core claim
The central claim is that zero-noise extrapolation from mixed physical and logical data reduces variance amplification relative to pure logical or pure physical data because the logical points anchor the fit at low noise while the physical points enlarge the baseline at far lower cost; under the model where logical error rate equals gamma times physical error rate, this yields a lower-variance estimator whose required physical runtime is smaller by several orders of magnitude for gamma less than or equal to 0.1, as derived analytically for Richardson extrapolation and verified on the six-spin transverse-field Ising model.
What carries the argument
Mixed physical-logical dataset for zero-noise extrapolation, in which logical points anchor the low-noise regime and physical points extend the noise baseline at reduced runtime cost.
If this is right
- Variance of the zero-noise estimator is reduced compared with extrapolation from only logical or only physical data.
- Physical runtime required to reach a target precision drops by several orders of magnitude when gamma is at most 0.1.
- Mixed datasets outperform pure error-corrected extrapolation in the studied six-spin Ising model regime.
- Hybrid error correction combined with error mitigation becomes a practical resource-efficient strategy before full fault tolerance.
Where Pith is reading between the lines
- The runtime savings may apply to other mitigation techniques that rely on extrapolation or fitting if similar anchoring effects hold.
- Hardware-specific optimization of the ratio of logical to physical shots could yield further gains once actual runtime costs are measured.
- The method invites direct tests on superconducting or trapped-ion processors that implement even modest error correction to confirm the constant-gamma assumption.
Load-bearing premise
Error correction reduces the effective gate error rate by a fixed factor gamma that stays constant regardless of circuit depth or other parameters.
What would settle it
An experiment that records the observed variance of the zero-noise estimator on a quantum device for mixed versus pure-logical datasets at a measured gamma near 0.1 and checks whether the runtime to target precision matches the predicted reduction.
Figures
read the original abstract
Before full fault tolerance, partially error-corrected logical executions may be available but costly. We formulate zero-noise extrapolation as a statistical-design problem in which the physical/logical execution mode is an extrapolation variable. Logical circuits provide low-noise anchors, while physical folded circuits supply a cheaper noise lever arm. In a calibrated $p_L=\gamma p$ model, we derive Richardson variance prefactors, folded-circuit runtime ratios, optimal shot allocation, and bias--variance criteria. We demonstrate that for $\gamma\lesssim0.1$, the mixed strategy can substantially reduce runtime under the stated resource model.
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. The manuscript proposes constructing zero-noise extrapolation (ZNE) from mixed physical and logical datasets, where a small number of error-corrected logical points anchor the extrapolation while physical points extend the noise baseline at lower runtime cost. Under an explicit model in which error correction reduces the effective gate error rate from p to a constant factor γp (independent of depth), the authors derive the variance of the Richardson-extrapolated zero-noise estimator and compare the physical runtime needed to reach a target precision. They report that the mixed strategy reduces variance amplification and can lower required runtime by orders of magnitude for γ ≤ 0.1. A numerical demonstration on digital simulation of a six-spin transverse-field Ising model is included as proof of principle, showing lower-variance estimates than pure physical or pure logical extrapolation in the studied regime.
Significance. If the constant-γ model approximates hardware behavior, the analytic variance derivation and runtime scaling provide a concrete quantitative basis for hybrid error-correction-plus-mitigation strategies in the pre-fault-tolerant regime. The derivation follows directly from the stated error model and the standard Richardson formula, the numerical Ising test is consistent with the predicted scaling, and the work supplies explicit runtime comparisons rather than qualitative arguments. These elements constitute a useful resource-estimation tool for near-term devices.
major comments (1)
- [§II and variance derivation] §II (error model) and the subsequent variance derivation: the assumption that error correction suppresses the gate error rate to a constant factor γp independent of circuit depth is load-bearing for the claimed orders-of-magnitude runtime reduction under Richardson extrapolation. The manuscript derives the variance expressions and runtime advantage directly from this model, but provides no bounds, sensitivity analysis, or hardware evidence for depth independence beyond the six-spin toy example; if γ varies with depth the quantitative runtime savings would change.
minor comments (2)
- [Abstract] The abstract states that mixed data 'can lower the required physical runtime by several orders of magnitude when γ ≤ 0.1' but does not quote the explicit scaling factor or the range of γ examined; adding one concrete numerical example would improve clarity.
- [Numerical Results] In the numerical Ising-model section, the specific values of p and γ used in the simulation should be stated explicitly so readers can verify consistency with the analytic variance formulas.
Simulated Author's Rebuttal
We thank the referee for their careful reading, positive assessment of the work's significance, and constructive comment. We address the major comment point by point below and have prepared revisions to strengthen the manuscript.
read point-by-point responses
-
Referee: [§II and variance derivation] §II (error model) and the subsequent variance derivation: the assumption that error correction suppresses the gate error rate to a constant factor γp independent of circuit depth is load-bearing for the claimed orders-of-magnitude runtime reduction under Richardson extrapolation. The manuscript derives the variance expressions and runtime advantage directly from this model, but provides no bounds, sensitivity analysis, or hardware evidence for depth independence beyond the six-spin toy example; if γ varies with depth the quantitative runtime savings would change.
Authors: We agree that the constant-γ assumption is central to the quantitative runtime comparisons derived in the paper. Section II explicitly introduces this as a minimal model in which error correction yields a fixed suppression factor γ (motivated by sub-threshold operation of quantum error-correcting codes, where logical error rates can be made independent of depth to leading order). All variance expressions and runtime scalings are derived directly under this model, as stated, and the six-spin transverse-field Ising numerical demonstration is presented only as a proof-of-principle consistent with the model's predictions. We do not claim hardware universality for the constant-γ regime. To address the referee's concern, the revised manuscript will include a new appendix with a sensitivity analysis. This analysis will consider a depth-dependent generalization γ(d) = γ₀(1 + α d) for small α > 0 and quantify how the runtime advantage of the mixed physical-logical strategy degrades (or persists) as a function of α and circuit depth. This will supply explicit bounds on the parameter regime in which the reported orders-of-magnitude savings remain valid. revision: yes
Circularity Check
No significant circularity
full rationale
The paper's central derivation consists of an explicit model assumption (error correction reduces effective gate error rate from p to constant factor γp, independent of depth) combined with the standard Richardson extrapolation formula to obtain closed-form variance expressions for the zero-noise estimator. These expressions are then used to compare physical runtime requirements for a target precision, which is an external input rather than a fitted quantity. The six-spin Ising numerical example is presented strictly as a proof-of-principle consistency check and does not supply fitted parameters that are later renamed as predictions. No load-bearing steps rely on self-citations, uniqueness theorems imported from prior author work, or ansatzes smuggled via citation; the model is stated upfront as an assumption and the algebra follows directly from it without reduction to the inputs by construction.
Axiom & Free-Parameter Ledger
free parameters (1)
- γ
axioms (1)
- domain assumption Error correction reduces the effective gate error rate from p to γp with γ constant and independent of circuit parameters
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.