MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing | Paper Citation Record

Observation d775d36d-7165-4216-b110-bcaafe1d3cb1 · outbound

This paper cites an unresolved cited work.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Unresolved cited work

Reference 1

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.177932Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 9ccf30ec-15c2-4c1f-a6bb-eb06e91f7494 · outbound

This paper cites Loihi: A neuromorphic manycore pro- cessor with on-chip learning.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Loihi: A neuromorphic manycore pro- cessor with on-chip learning

Reference 2

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.183799Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 03030cdf-ed12-4feb-ab91-b1b90d351931 · outbound

This paper cites an unresolved cited work.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Unresolved cited work

Reference 3

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.189216Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 2fb648b5-c44e-4332-93c1-82e57f4d424b · outbound

This paper cites A review of research on SLAM technology based on the fusion of LiDAR and vision.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A review of research on SLAM technology based on the fusion of LiDAR and vision

Reference 4

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.200421Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 5d6e54af-c18f-4550-aec4-b988c3bd9bd4 · outbound

This paper cites HgPCN: A hetero- geneous architecture for E2E embedded point cloud inference.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing HgPCN: A hetero- geneous architecture for E2E embedded point cloud inference

Reference 5

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.207351Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 0efe2def-fe9c-4ddd-9fde-ef48db980b9d · outbound

This paper cites Exploration in deep reinforcement learning: From single-agent to multiagent domain.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Exploration in deep reinforcement learning: From single-agent to multiagent domain

Reference 6

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.856506Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 9a7686f8-1378-42e9-a4c2-6554d4498006 · outbound

This paper cites Deep reinforcement learning for multiagent sys- tems: A review of challenges, solutions, and applica- tions.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Deep reinforcement learning for multiagent sys- tems: A review of challenges, solutions, and applica- tions

Reference 7

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.823104Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 85453fe6-f246-430c-896e-da6f74389fec · outbound

This paper cites A survey on multi-agent reinforcement learning and its application.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A survey on multi-agent reinforcement learning and its application

Reference 8

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.789044Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation b5710bf3-fd93-41f3-af3c-fe5b91ee6952 · outbound

This paper cites Single cortical neurons as deep artificial neural net- works.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Single cortical neurons as deep artificial neural net- works

Reference 9

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.759353Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 44d93b39-6c8b-47c1-bcd6-ff410caea1fc · outbound

This paper cites Neuromorphic electronic systems.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Neuromorphic electronic systems

Reference 10

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.733552Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 78ecdc89-1d69-48c8-9f4a-3cf9efb11f87 · outbound

This paper cites Towards spike-based machine intelligence with neuromorphic computing.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Towards spike-based machine intelligence with neuromorphic computing

Reference 11

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.708043Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 25a817ab-3334-45fe-b4e2-05d1312d9c51 · outbound

This paper cites A system hierarchy for brain-inspired computing.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A system hierarchy for brain-inspired computing

Reference 12

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.685223Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 21ea12c7-616a-4f0e-a8cd-5380c691c354 · outbound

This paper cites On neural net- works as infinite tree-structured probabilistic graphical models.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing On neural net- works as infinite tree-structured probabilistic graphical models

Reference 13

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.658955Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 9fea1893-9088-41a7-b9de-8084e790d2c4 · outbound

This paper cites Expected probabilistic hi- erarchies.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Expected probabilistic hi- erarchies

Reference 14

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.633049Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 6bfc2ed7-eed2-47b0-9ccd-9f54b82122a8 · outbound

This paper cites SINE: Scalable MPE inference for probabilis- tic graphical models using advanced neural embed- dings.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing SINE: Scalable MPE inference for probabilis- tic graphical models using advanced neural embed- dings

Reference 15

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.608008Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 4d9ad86e-1efc-49bc-885e-e375455fe315 · outbound

This paper cites MapReduce: sim- plified data processing on large clusters.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing MapReduce: sim- plified data processing on large clusters

Reference 16

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.584215Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 730625b7-6eb1-409d-b0ec-b706d94b26ce · outbound

This paper cites Austern, Aart J.C Bik, James C.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Austern, Aart J.C Bik, James C

Reference 17

Resolution: metadata mismatch; raw_fallback, observed 2026-08-11T04:16:09.687756Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation d5175c8a-b29e-47e6-ad7e-5c108059ee4b · outbound

This paper cites Franklin, Scott Shenker, and Ion Stoica.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Franklin, Scott Shenker, and Ion Stoica

Reference 18

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.561354Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 02e1c2ae-5e56-4b5b-bc50-df71b0d89756 · outbound

This paper cites Poly- graph: Exposing the value of flexibility for graph pro- cessing accelerators.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Poly- graph: Exposing the value of flexibility for graph pro- cessing accelerators

Reference 19

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.492207Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 49531eaa-7db1-48a0-8a48-eace7d752508 · outbound

This paper cites an unresolved cited work.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Unresolved cited work

Reference 20

Resolution: unresolved; raw_fallback, observed 2026-08-11T04:16:11.466721Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 607e4ea9-74ca-4574-816e-96492c801526 · outbound

This paper cites Scaling the bandwidth wall: challenges in and avenues for CMP scaling.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Scaling the bandwidth wall: challenges in and avenues for CMP scaling

Reference 21

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.441007Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 87e97a44-59a4-4ad2-ad12-cd462d5b6469 · outbound

This paper cites Data movement is all you need: A case study on optimizing transformers.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Data movement is all you need: A case study on optimizing transformers

Reference 22

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.341229Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 176761f7-f73a-4e74-b82e-52d0d21cd298 · outbound

This paper cites A quantitative study of irregular programs on GPUs.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A quantitative study of irregular programs on GPUs

Reference 23

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.403755Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation f293dc49-9517-45f8-af65-e86fd2b2122c · outbound

This paper cites Scheduling page table walks for irregular gpu applications.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Scheduling page table walks for irregular gpu applications

Reference 24

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.383309Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation eb7ea555-dadb-47c8-aa53-d3d15cd7878a · outbound

This paper cites Plasticine: A reconfigurable architecture for parallel paterns.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Plasticine: A reconfigurable architecture for parallel paterns

Reference 25

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.361767Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 96b173e8-4d43-4b18-8bc0-77fe7ed13ee4 · outbound

This paper cites Shah, Zhengyu Chen, Kaizhao Liang, Swayambhoo Jain, Urmish Thakker, Dawei Huang, Sumti Jairath, Kevin J.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Shah, Zhengyu Chen, Kaizhao Liang, Swayambhoo Jain, Urmish Thakker, Dawei Huang, Sumti Jairath, Kevin J

Reference 26

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.331090Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 5ea10e55-6a38-40c3-8295-a2bea61d532f · outbound

This paper cites Leviathan: A unified system for general-purpose near-data com- puting.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Leviathan: A unified system for general-purpose near-data com- puting

Reference 27

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.304290Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 0c660334-379d-4616-b900-7fa9474d237b · outbound

This paper cites CGRA-ME: A unified framework for CGRA mod- elling and exploration.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing CGRA-ME: A unified framework for CGRA mod- elling and exploration

Reference 28

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.280884Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation e3e70a66-de2a-432a-a0fd-6fbda2e35594 · outbound

This paper cites Enhancing cgra efficiency through aligned compute and communica- tion provisioning.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Enhancing cgra efficiency through aligned compute and communica- tion provisioning

Reference 29

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.260617Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 148ee796-d120-43c8-ae83-eabf1418eba7 · outbound

This paper cites PICACHU: Plug-in CGRA handling up- coming nonlinear operations in LLMs.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing PICACHU: Plug-in CGRA handling up- coming nonlinear operations in LLMs

Reference 30

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.226930Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 2dcba919-e7ba-4e00-ac9b-bc166feea0b4 · outbound

This paper cites Compute caches.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Compute caches

Reference 31

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.186723Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation de764f75-bc51-4978-b8a6-8e932247c4f1 · outbound

This paper cites The MIT Alewife machine: Architecture and perfor- mance.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing The MIT Alewife machine: Architecture and perfor- mance

Reference 32

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.155533Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 9bf8063b-3a3a-44ae-ac26-6f5c30f049a5 · outbound

This paper cites Graph prefetch- ing using data structure knowledge.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Graph prefetch- ing using data structure knowledge

Reference 33

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.112239Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation c790e98a-a061-4c3d-90f8-6df26e39cf62 · outbound

This paper cites An event- triggered programmable prefetcher for irregular work- loads.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing An event- triggered programmable prefetcher for irregular work- loads

Reference 34

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.081169Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 10aa8736-a0d6-4747-b215-6501cf7762f3 · outbound

This paper cites HEAT: NPU-NDP heterogeneous archi- tecture for transformer-empowered graph neural net- works.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing HEAT: NPU-NDP heterogeneous archi- tecture for transformer-empowered graph neural net- works

Reference 35

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.417612Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 42b1206c-b910-4b5c-bfbb-7da3a437209e · outbound

This paper cites Pimba: A processing-in-memory acceleration for post-transformer large language model serving.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Pimba: A processing-in-memory acceleration for post-transformer large language model serving

Reference 38

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.439585Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 2b9face7-a5a5-4736-9b07-2f62a778611b · outbound

This paper cites StreamPIM: Streaming matrix computation in racetrack memory.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing StreamPIM: Streaming matrix computation in racetrack memory

Reference 39

Resolution: verified exact; arxiv_id_nonexistent, observed 2026-08-11T04:16:09.333164Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 4be6399d-0b0e-475d-ba42-65dc719f619a · outbound

This paper cites MoCA: Memory-centric, adaptive execution for multi-tenant deep neural networks.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing MoCA: Memory-centric, adaptive execution for multi-tenant deep neural networks

Reference 40

Resolution: verified exact; arxiv_id_nonexistent, observed 2026-08-11T04:16:08.517067Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 3b15cf11-5743-4171-aa11-d9f63572c77e · outbound

This paper cites Abellán, Ajay Joshi, David Kaeli, and John Kim.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Abellán, Ajay Joshi, David Kaeli, and John Kim

Reference 42

Resolution: verified exact; arxiv_id_nonexistent, observed 2026-08-11T04:16:07.949970Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation bd6aa004-902a-4545-854f-4e076c9ce429 · outbound

This paper cites Be- yond page migration: Enhancing tiered memory per- formance via integrated last-level cache management and page migration.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Be- yond page migration: Enhancing tiered memory per- formance via integrated last-level cache management and page migration

Reference 44

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.479472Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 9d9f296b-1af1-4a6b-b0c7-d8f4ec3911d4 · outbound

This paper cites Re- architecting end-host networking with CXL: Coher- ence, memory, and offloading.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Re- architecting end-host networking with CXL: Coher- ence, memory, and offloading

Reference 45

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.484515Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 72e90201-e341-4b85-97ce-75388d912fa0 · outbound

This paper cites Systematic CXL memory characterization and performance analysis at scale.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Systematic CXL memory characterization and performance analysis at scale

Reference 46

Resolution: malformed identifier; arxiv_id_nonexistent, observed 2026-08-11T04:16:06.825089Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation b2a7d709-2a89-4a3f-9fe0-22d33e5a8eb0 · outbound

This paper cites M5: Mastering page migration and memory management for CXL-based tiered memory systems.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing M5: Mastering page migration and memory management for CXL-based tiered memory systems

Reference 47

Resolution: verified exact; arxiv_id_nonexistent, observed 2026-08-11T04:16:06.018242Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 22d46bc0-891d-4f48-bf00-59411c7e8e09 · outbound

This paper cites Williams, Yashas Lokesh, and Praveen Ravi.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Williams, Yashas Lokesh, and Praveen Ravi

Reference 48

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.050746Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 3e7bcf0e-b060-43ad-af09-089206b9a367 · outbound

This paper cites JaxMARL: Multi-agent rl environments and algorithms in JAX.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing JaxMARL: Multi-agent rl environments and algorithms in JAX

Reference 49

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.013910Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation e39f56ae-5dbc-41a4-a767-47cf97458843 · outbound

This paper cites Learning to communicate with deep multi-agent reinforcement learning.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Learning to communicate with deep multi-agent reinforcement learning

Reference 50

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.978389Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 9f40bafa-c1ee-45ce-b8ca-593379b1c987 · outbound

This paper cites Model-free opponent shaping.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Model-free opponent shaping

Reference 51

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.947887Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 1b794590-e3fb-431a-a441-75ea3c1b6946 · outbound

This paper cites Learning with opponent-learning awareness.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Learning with opponent-learning awareness

Reference 52

Resolution: verified exact; doi, observed 2026-08-11T04:15:59.812071Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 09a0cc6a-0d6f-48db-b45e-7aaf63cc3dde · outbound

This paper cites Reevaluating Amdahl’s law.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Reevaluating Amdahl’s law

Reference 53

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.921765Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 1b917797-3023-4341-97ac-c98481d23bcf · outbound

This paper cites NVIDIA tesla: A unified graphics and computing architecture.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing NVIDIA tesla: A unified graphics and computing architecture

Reference 54

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.895806Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 71bcbc00-49e3-4554-9f76-b56d5a570d43 · outbound

This paper cites Some computer organizations and their effectiveness.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Some computer organizations and their effectiveness

Reference 55

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.876787Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 694e09f1-889f-4c69-97ac-583a148517cd · outbound

This paper cites Cerebras architecture deep dive: First look inside the hardware/software co-design for deep learn- ing.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Cerebras architecture deep dive: First look inside the hardware/software co-design for deep learn- ing

Reference 56

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.848435Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 93461489-7f90-4795-bb2b-0300320578a3 · outbound

This paper cites PCI express and advanced switching: Evolutionary path to building next generation interconnects.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing PCI express and advanced switching: Evolutionary path to building next generation interconnects

Reference 57

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.806967Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 378906cb-44f3-4f12-86d2-69f52a2a6047 · outbound

This paper cites Universal chiplet interconnect ex- press (UCIe): An open industry standard for innova- tions with chiplets at package level.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Universal chiplet interconnect ex- press (UCIe): An open industry standard for innova- tions with chiplets at package level

Reference 58

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.754139Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 98cc7364-f572-47ef-b0f6-182193d35ac0 · outbound

This paper cites NVIDIA Hopper H100 GPU: Scaling performance.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing NVIDIA Hopper H100 GPU: Scaling performance

Reference 59

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.728259Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 3d527ac9-985d-4bbf-877c-facc59119c0d · outbound

This paper cites Princi- ples and practices of interconnection networks.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Princi- ples and practices of interconnection networks

Reference 60

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.703085Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 6ff00e99-8712-46ec-9d87-a695a88c4d1b · outbound

This paper cites K-means cluster- ing algorithms: A comprehensive review, variants anal- ysis, and advances in the era of big data.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing K-means cluster- ing algorithms: A comprehensive review, variants anal- ysis, and advances in the era of big data

Reference 61

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.676228Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation af9e9511-2a44-40cb-ab16-783eab5ba03a · outbound

This paper cites More recent advances in (Hyper)Graph partitioning.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing More recent advances in (Hyper)Graph partitioning

Reference 62

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.647701Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 3d0093d0-f195-494d-8aa8-a4880ed5c399 · outbound

This paper cites Emergence of grounded compositional language in multi-agent pop- ulations.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Emergence of grounded compositional language in multi-agent pop- ulations

Reference 63

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.615718Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation b9a73ca8-e096-4e57-ad9d-27fe772f2c6c · outbound

This paper cites FACMAC: Factored multi- agent centralised policy gradients.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing FACMAC: Factored multi- agent centralised policy gradients

Reference 64

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.591363Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 093d6095-ce94-4da7-a0e0-e5459b62b6f9 · outbound

This paper cites ReSA: Reconfig- urable systolic array for multiple tiny dnn tensors.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing ReSA: Reconfig- urable systolic array for multiple tiny dnn tensors

Reference 65

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.566023Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation e4c873ae-fb6f-45b4-a24c-2bbd5766beb5 · outbound

This paper cites DeepSeek-R1 incentivizes reasoning in LLMs through reinforcement learning.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing DeepSeek-R1 incentivizes reasoning in LLMs through reinforcement learning

Reference 66

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.536426Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 4b4df0aa-ae45-4ebc-a07a-26f2416474a9 · outbound

This paper cites PEARL: FPGA-based reinforcement learning acceler- ation with pipelined parallel environments.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing PEARL: FPGA-based reinforcement learning acceler- ation with pipelined parallel environments

Reference 67

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.507957Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 49bf3fe7-b876-4a67-8b34-a88cc33f9e7b · outbound

This paper cites ActiveN: a scalable and flexibly- programmable event-driven neuromorphic processor.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing ActiveN: a scalable and flexibly- programmable event-driven neuromorphic processor

Reference 68

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.484574Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 290cda98-3282-44ce-8236-f3e77c5516df · outbound

This paper cites MC$^2$A: Enabling Algorithm-Hardware Co-Design for Efficient Markov Chain Monte Carlo Acceleration.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing MC$^2$A: Enabling Algorithm-Hardware Co-Design for Efficient Markov Chain Monte Carlo Acceleration

Reference 69

Resolution: verified exact; local_arxiv, observed 2026-08-11T04:16:02.879983Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 47a27c54-1422-44b4-aa6f-d087e63e7aed · outbound

This paper cites Dalorex: A data-local program execution and architecture for memory-bound appli- cations.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Dalorex: A data-local program execution and architecture for memory-bound appli- cations

Reference 70

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.463691Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation f84c24d7-5bdd-4f5e-a34a-2727a15f55dd · outbound

This paper cites A multi-scale layer-resolved spiking net- work model of resting-state dynamics in macaque vi- sual cortical areas.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A multi-scale layer-resolved spiking net- work model of resting-state dynamics in macaque vi- sual cortical areas

Reference 71

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.442511Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 59821a36-46dd-42fd-984c-01600be680a2 · outbound

This paper cites The PageRank citation ranking: Bring- ing order to the web.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing The PageRank citation ranking: Bring- ing order to the web

Reference 72

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.418071Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 50df51c5-2bb2-42d2-af52-6a6769a54341 · outbound

This paper cites Introducing the graph 500.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Introducing the graph 500

Reference 73

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.388644Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 517115fc-c448-4def-a21b-15a11de318d6 · outbound

This paper cites Statistical ro- bustness of markov chain monte carlo accelerators.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Statistical ro- bustness of markov chain monte carlo accelerators

Reference 74

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.363752Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 7f379c3a-190e-4da1-98bb-9cbd1b01acab · outbound

This paper cites AIA: A 16nm multicore SoC for approximate inference acceleration exploiting non- normalized knuth-yao sampling and inter-core regis- ter sharing.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing AIA: A 16nm multicore SoC for approximate inference acceleration exploiting non- normalized knuth-yao sampling and inter-core regis- ter sharing

Reference 75

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.330926Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation b0ba18f4-7c97-4ad9-8352-365c07199ddc · outbound

This paper cites A 3mm2 programmable bayesian in- ference accelerator for unsupervised machine percep- tion using parallel gibbs sampling in 16nm.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A 3mm2 programmable bayesian in- ference accelerator for unsupervised machine percep- tion using parallel gibbs sampling in 16nm

Reference 76

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.289199Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation a1425cea-24c0-4cab-9568-a92cb7aa5445 · outbound

This paper cites Mea- surement and analysis of online social networks.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Mea- surement and analysis of online social networks

Reference 77

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.261479Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 621f15cb-5989-44d4-baf0-0694fc3778f3 · outbound

This paper cites Kronecker graphs: an approach to modeling networks.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Kronecker graphs: an approach to modeling networks

Reference 78

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.216294Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 7aae03ba-2e51-4583-bdba-92292284654c · outbound

This paper cites NeuroEngine: A hardware-based event- driven simulation system for advanced brain-inspired 19 computing.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing NeuroEngine: A hardware-based event- driven simulation system for advanced brain-inspired 19 computing

Reference 79

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.189191Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 125af82c-c31e-4fbf-84eb-290dec8ad0fc · outbound

This paper cites XLA : Compiling Machine Learning for Peak Performance, 2020.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing XLA : Compiling Machine Learning for Peak Performance, 2020

Reference 80

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.154568Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 559cfe71-8c6c-424b-b755-92d376de6835 · outbound

This paper cites A scalable processing-in- memory accelerator for parallel graph processing.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A scalable processing-in- memory accelerator for parallel graph processing

Reference 81

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.122393Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 9a2dc42d-9edf-45e9-a926-387331474305 · outbound

This paper cites A full-system perspective on UPMEM performance.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing A full-system perspective on UPMEM performance

Reference 82

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.092309Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation 10da0377-26e1-4018-9d53-c7a75ab305e8 · outbound

This paper cites Minnow: Lightweight offload engines for worklist management and worklist-directed prefetch- ing.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing Minnow: Lightweight offload engines for worklist management and worklist-directed prefetch- ing

Reference 83

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.064281Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation ea2a90de-2bb7-4f70-8fb8-9bb2664b4e12 · outbound

This paper cites GraphR: Accelerating graph processing us- ing ReRAM.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing GraphR: Accelerating graph processing us- ing ReRAM

Reference 84

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:10.030886Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation c8cf4c97-7dfd-4951-96b9-07a600328fd1 · outbound

This paper cites ExTensor: An accelerator for sparse tensor algebra.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing ExTensor: An accelerator for sparse tensor algebra

Reference 85

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:09.998374Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Observation e385b58c-a2f4-41c0-a850-d67e0f175342 · outbound

This paper cites URL https: //doi.org/10.1145/1327452.1327492.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing URL https: //doi.org/10.1145/1327452.1327492

Reference 782

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.289665Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation de61b276-d08e-49fe-aed0-2a791e1d733a · outbound

This paper cites ISBN 9781450378956.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing ISBN 9781450378956

Reference 1967

Resolution: unresolved; no resolver link, observed 2026-08-11T04:15:59.194169Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

Observation 49ac8dcb-cc6c-4927-8f85-f4b99571cc63 · outbound

This paper cites ISBN 978-931971-92-8.

MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing ISBN 978-931971-92-8

Reference 2012

Resolution: verified fuzzy; raw_fallback, observed 2026-08-11T04:16:11.531519Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

Coverage vector

Reference resolution

Outbound references

Pith citing papers