Pith. sign in

Paper Citation Record · LEDGER

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models

As of 15 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 0 inbound Pith citation observations for arXiv:2608.13472.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2608.13472 v1

Coverage vector

measured 34 of 34 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-14T10:19:28.762673Z

measured 34 of 34 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-15T06:32:42.880941+00:00

measured 0 of 0 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: cited_works

Reference resolution

34 of 34 outbound references displayed

  • verified exact1
  • verified fuzzy19
  • unresolved14
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation c43e5269-bb1b-4504-a711-a8ccb559997e · outbound

This paper cites Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review,

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.591161Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.591161Z digest=sha256:edecb2ccc8c5c4a426e502366120edcfa772d8540387b175dd0bf28ddf986db6

Observation baf6b6f0-2b17-4d79-a730-bef8bfdaaef2 · outbound

This paper cites ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Net- works,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Net- works,

Reference 2

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.237344Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.597283Z digest=sha256:12047f4d78db233a37128ef454570c13e8ff55e9ae6a13ab9be16c55eb7514b6

Observation d9e77e6e-0398-446e-98ad-22fcbc0fc586 · outbound

This paper cites AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs,

Reference 3

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.222197Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.602506Z digest=sha256:d7bced11634c1920fa6b66d5f631d518ec915f7595722ecd55feb4bd6e3ee081

Observation 5f313593-b236-4d71-a091-e065ae9a6974 · outbound

This paper cites ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration

Reference 4

Resolution
verified exact
local_arxiv, observed 2026-08-14T10:19:28.916435Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.608700Z digest=sha256:3b6c5821f479c7e669bd27d98fc892a175577f38f6736de611e463553ae87ab6

Observation 0a8b4105-20d2-48bf-a784-c4d0e6247203 · outbound

This paper cites FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks,

Reference 5

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.207425Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.614536Z digest=sha256:6f95e6a4169d5cfb66132305cac54e3e29b40efe73eca9901f1d8d4d0c318b15

Observation 2c2740f2-41b1-4899-a438-a74a85115bb2 · outbound

This paper cites An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits,

Reference 6

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.191839Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.620037Z digest=sha256:34fd27ec24a8a320d5cd05b670dfcaa9a32a4377d23312a2100668ca616120a8

Observation 753d3992-9107-4a68-87f5-dc6d296ec68d · outbound

This paper cites AnGeL: Fully- Automated Analog Circuit Generator Using a Neural Network Assisted Semi-Supervised Learning Approach,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnGeL: Fully- Automated Analog Circuit Generator Using a Neural Network Assisted Semi-Supervised Learning Approach,

Reference 7

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.626122Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.626122Z digest=sha256:d1553bb9d0593ca265c7bf9cd1b26be2218114b878f5db52c7f8db98c80fd19c

Observation acbfee2b-5747-42fb-bb96-91a4d1fe70f9 · outbound

This paper cites MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval- Augmented Generation,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval- Augmented Generation,

Reference 8

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.631123Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.631123Z digest=sha256:beb267594c8f4c21d0818f7c70e9bf19885ee9c7387d29c1b5b83729675c8158

Observation 3747463f-3fb4-4a22-9d9e-e30ba3d1a12c · outbound

This paper cites SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence,

Reference 9

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.636307Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.636307Z digest=sha256:dfe9cb4ff00229fc547aeba8991986ae9ba209a9f94e92dd8d48f07a2497baae

Observation d81f9c6b-2580-4163-9684-351ff4dc29b3 · outbound

This paper cites Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks,

Reference 10

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.144165Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.641160Z digest=sha256:ba0de7f992cda179a9d10bf67f799f0986a164f0dc8185d93a0ecbc8a078b158

Observation d3df2160-6f55-4816-99b0-95d8c483267f · outbound

This paper cites BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,

Reference 11

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.127836Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.645234Z digest=sha256:8b8f15b68d0b86c3e23d1055aeabf68e2f01bb9cb7574b1a77870d3eeffa54ea

Observation cfa53172-3ec7-44c4-8efe-ec300d07cac7 · outbound

This paper cites Attention is All you Need,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Attention is All you Need,

Reference 12

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.112444Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.649270Z digest=sha256:86d4fb36a1236a0b79a77d85db2620fe77be1c4255c12fafb4a7de3fd66610b5

Observation 0b7b85f7-806b-4e39-9c3c-4eccac295f0c · outbound

This paper cites Dataset Construction for Training LLM to Learn Analog Circuit Knowledge.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Dataset Construction for Training LLM to Learn Analog Circuit Knowledge

Reference 13

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.653936Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.653936Z digest=sha256:43905fc8577facc97d5ef856e7d9b21bb766834eb1288fb28a45a29f5eea72c1

Observation 27809fbc-2b91-4f5d-b08f-2cbf285850bf · outbound

This paper cites LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits

Reference 14

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.659624Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.659624Z digest=sha256:c2f51bc9f5236e548a59a82f3e4fae966beba42569847b343216ce8970224a6d

Observation 2d40b097-da51-43e7-bab7-1ffb22066de4 · outbound

This paper cites AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG,

Reference 15

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.098572Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.664518Z digest=sha256:0986e21d952f9e97fd42507e7f205d4ffcf98fdcf89e4cc30b379944a8d0fdf4

Observation f5158084-8ae3-4a09-996b-0344d05d4453 · outbound

This paper cites AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting

Reference 16

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.669248Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.669248Z digest=sha256:ec5531870accbaebc2125c3f8e1cd14410814256856da8e01ac636fe55e19314

Observation d5032312-274b-43a3-9f88-3f1782d98094 · outbound

This paper cites AnalogCoder: Analog Circuit Design via Training-Free Code Generation,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogCoder: Analog Circuit Design via Training-Free Code Generation,

Reference 17

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.673852Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.673852Z digest=sha256:a9f4ec5d5224dcf913724b6fbd55a4c508ef4d8d2f6c25b8cf269adcfecc5438

Observation 6ea56c73-7bc9-4d0d-a4ee-c47926f23e68 · outbound

This paper cites AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies

Reference 18

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.678375Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.678375Z digest=sha256:64935c9bb8ded3f29409f60188ee222b0fac329d0cc5971a85f559fcf7e62714

Observation 224a05a4-a9ce-48b9-91a6-33e48de94e8f · outbound

This paper cites AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models,

Reference 19

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.077316Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.684729Z digest=sha256:980e6b53f7eccf53eab5d390e9be20e74f78c7bc0b457cb2410dc9276e0f8f9d

Observation 7b0fe81e-6dfb-4afb-bc9c-8812dc9410b3 · outbound

This paper cites AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation

Reference 20

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.688811Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.688811Z digest=sha256:68a9cdd4b5d8f7c17fcf0de1f28dfab5124effe66189379a2330a000aabcabb0

Observation add0aefb-eeb9-4cdc-9bbc-7a1a8f691380 · outbound

This paper cites AnaFlow: Agentic LLM- based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnaFlow: Agentic LLM- based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing,

Reference 21

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.064280Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.693436Z digest=sha256:09dde57445f98b932cb4d954a6a8257986e119e9a0e26e3320670f5f752c4c98

Observation fc30cbc5-3c6e-428b-ac4f-2127a447f9a1 · outbound

This paper cites AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents

Reference 22

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.699923Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.699923Z digest=sha256:18517954583eb89aefbe9172787b345e47a2a4403af4df9d642cbae4f8e0b5ba

Observation 35030022-c340-4bb2-8722-ffffef28c19a · outbound

This paper cites EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search

Reference 23

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.704630Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.704630Z digest=sha256:44544f9010682e4f19ce258189f123158d1651af5cedb4727003b76ebce9b89f

Observation 4caa1403-c63a-424a-9216-5c9429c583f9 · outbound

This paper cites LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits,

Reference 24

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.050899Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.708916Z digest=sha256:728e5452e17d627a46a6dadc9d2ac6faf2e9b005c9c6eff9518705b8f43bbab6

Observation 3a80acf8-7fe2-4bf4-a2ef-5db798dd6b7a · outbound

This paper cites Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables,

Reference 25

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.035357Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.713999Z digest=sha256:492b4f27c0b6ed8c042150027409e06488fb1ba247cd4a0809b56b1813fc5f26

Observation 323f1354-8be1-4750-9855-a1b6067d9a21 · outbound

This paper cites AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs,

Reference 26

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.021103Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.718529Z digest=sha256:cce5d2f94dc366a0f76d4030ba6d879f6153b197a1296050095f004bbc453fb7

Observation 10a53b0a-051c-42c9-8154-19ee0c2a3c44 · outbound

This paper cites Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,

Reference 27

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.007903Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.724234Z digest=sha256:be8ac556ff1db486269c8f480fe697b88c1b2e1b34729e61ad6bf7e0942bab45

Observation 1476973a-6be1-4285-ae65-77e94ee425bb · outbound

This paper cites Atelier: An Automated Analog Circuit Design Framework via Multiple Large Language Model-Based Agents,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Atelier: An Automated Analog Circuit Design Framework via Multiple Large Language Model-Based Agents,

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.729508Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.729508Z digest=sha256:39c1ea8819e836c63750c8ba68b15d72820d9e4b71ed94cf7785932c497b680d

Observation 00a7ff23-e14d-441c-9814-1d52e2e161e8 · outbound

This paper cites LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,

Reference 29

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.984380Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.735671Z digest=sha256:109d07eb062616d345138a2fe15eba13d44f2a806e55027b3548990706c09656

Observation 74f26fca-a46a-4b9f-93c1-0745e028b1cc · outbound

This paper cites MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design,

Reference 30

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.970637Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.740793Z digest=sha256:876f6ec1fa4a5e23cea98c9ea10e7967882f686817f5c2cf801b4544fc766b05

Observation e73b1f2a-3999-4f21-ab8f-d9be802e216d · outbound

This paper cites CktGNN: Circuit Graph Neural Network for Electronic Design Automation.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models CktGNN: Circuit Graph Neural Network for Electronic Design Automation

Reference 31

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.746898Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.746898Z digest=sha256:652de8d312ec74bf8fc3c327373a0e6fe2449e6c2cd0f232b5dbfc586d34e7d2

Observation d5644706-e349-417c-a123-d48898c39bc8 · outbound

This paper cites Transformers: State-of-the-Art Natural Language Pro- cessing,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Transformers: State-of-the-Art Natural Language Pro- cessing,

Reference 32

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.958384Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.753220Z digest=sha256:bc6ab42c3c42e81d90f7759617d9d02a707678f312c9ae9d834bbbb77da22e86

Observation 714ffaf5-ae73-4a24-b4cd-9d683ed9f70e · outbound

This paper cites Robertson and H.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Robertson and H

Reference 33

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.943654Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.757630Z digest=sha256:f535a301503c07554111de02a0f2a6e7a6a2f8d3182c4c211bfd065819932baa

Observation 5782bd79-9fce-4024-bb4a-21d8099ff566 · outbound

This paper cites SkyWater Open Source PDK 130nm Process Design Kit,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models SkyWater Open Source PDK 130nm Process Design Kit,

Reference 34

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.929855Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.762673Z digest=sha256:4f4d15390a9f784bd963c4eb8f5d2bb6f3a3cb3a5b49da07934914d76630bbcc

Pith citing papers

No inbound Pith citation observations are available.