Pith. sign in

REVIEW 1 cited by

Real-Time FPGA Demonstrator of ANN-Based Equalization for Optical Communications

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2402.15288 v1 pith:3TSPDDNT submitted 2024-02-23 eess.SP cs.LG

Jonas Ney , Patrick Matalla , Vincent Lauinger , Laurent Schmalen , Sebastian Randel , Norbert Wehn This is my paper · ORCID
classification eess.SPcs.LG
keywords demonstratorequalizationfpgaopticalreal-timeamplitudeann-basedarray
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

In this work, we present a high-throughput field programmable gate array (FPGA) demonstrator of an artificial neural network (ANN)-based equalizer. The equalization is performed and illustrated in real-time for a 30 GBd, two-level pulse amplitude modulation (PAM2) optical communication system.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Recent Advances on Machine Learning-aided DSP for Short-reach and Long-haul Optical Communications

    eess.SP 2024-11 unverdicted novelty 1.0 of 10

    A mini-review of the authors' prior work on VAE-based blind equalization, FPGA-implemented CNN equalizers, and spiking neural network equalizers for optical communications.

Pith tools