The reviewed record of science sign in
Pith

arxiv: 2408.04116 · v1 · pith:6BSNCWZN · submitted 2024-08-07 · cs.LG · cs.PL

Combining Neural Architecture Search and Automatic Code Optimization: A Survey

Reviewed by Pith T0 review T1 audit T2 compute T3 formal T4 kernel pith:6BSNCWZNrecord.jsonopen to challenge →

classification cs.LG cs.PL
keywords neuralarchitectureoptimizationautomaticcodecompilerefficienthardware
0
0 comments X
read the original abstract

Deep Learning models have experienced exponential growth in complexity and resource demands in recent years. Accelerating these models for efficient execution on resource-constrained devices has become more crucial than ever. Two notable techniques employed to achieve this goal are Hardware-aware Neural Architecture Search (HW-NAS) and Automatic Code Optimization (ACO). HW-NAS automatically designs accurate yet hardware-friendly neural networks, while ACO involves searching for the best compiler optimizations to apply on neural networks for efficient mapping and inference on the target hardware. This survey explores recent works that combine these two techniques within a single framework. We present the fundamental principles of both domains and demonstrate their sub-optimality when performed independently. We then investigate their integration into a joint optimization process that we call Hardware Aware-Neural Architecture and Compiler Optimizations co-Search (NACOS).

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.