Pith. sign in

REVIEW 1 cited by

AKER: A Design and Verification Framework for Safe andSecure SoC Access Control

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2106.13263 v1 pith:7XEJUBMO submitted 2021-06-24 cs.CR cs.AR

classification cs.CRcs.AR
keywords accesscontrolakersystemresourcessharedcoresdesign
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Modern systems on a chip (SoCs) utilize heterogeneous architectures where multiple IP cores have concurrent access to on-chip shared resources. In security-critical applications, IP cores have different privilege levels for accessing shared resources, which must be regulated by an access control system. AKER is a design and verification framework for SoC access control. AKER builds upon the Access Control Wrapper (ACW) -- a high performance and easy-to-integrate hardware module that dynamically manages access to shared resources. To build an SoC access control system, AKER distributes the ACWs throughout the SoC, wrapping controller IP cores, and configuring the ACWs to perform local access control. To ensure the access control system is functioning correctly and securely, AKER provides a property-driven security verification using MITRE common weakness enumerations. AKER verifies the SoC access control at the IP level to ensure the absence of bugs in the functionalities of the ACW module, at the firmware level to confirm the secure operation of the ACW when integrated with a hardware root-of-trust (HRoT), and at the system level to evaluate security threats due to the interactions among shared resources. The performance, resource usage, and security of access control systems implemented through AKER is experimentally evaluated on a Xilinx UltraScale+ programmable SoC, it is integrated with the OpenTitan hardware root-of-trust, and it is used to design an access control system for the OpenPULP multicore architecture.

Discussion (0). Sign in to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation

    cs.CR 2026-07 conditional novelty 6.0 of 10

    Using CWE hierarchy-aware LLM prompts, CHARGE generates security SVAs from unverified RTL, detecting 27 of 42 Hack@DAC bugs and one new key-reuse flaw.

Pith tools