Pith. sign in

Paper Citation Record · LEDGER

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads

As of 23 August 2026, this Paper Citation Record lists 37 of 37 outbound references and 0 inbound Pith citation observations for arXiv:2509.09774.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2509.09774 v1

Coverage vector

measured 37 of 37 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-04T18:47:47.836201Z

measured 37 of 37 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-23T06:30:58.430688+00:00

measured 0 of 0 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: cited_works

Reference resolution

37 of 37 outbound references displayed

  • verified exact0
  • verified fuzzy0
  • unresolved37
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation 076f899d-053b-4a6b-89d4-42ce263e29ff · outbound

This paper cites Prentice Hall Professional, 2003.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Prentice Hall Professional, 2003

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.721156Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.721156Z digest=sha256:d785de6c65189a92b44bdbc8d830017128c5538e9c2c1fbb04cba55a094957ba

Observation 98fe5e56-27c1-499a-9f6c-91ced649f8d2 · outbound

This paper cites Springer Science & Business Media, 1989.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Springer Science & Business Media, 1989

Reference 2

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.725362Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.725362Z digest=sha256:d64236d3ff9168e2a4277f264f1b563bf794ac6c0ff4bf372745a404f824a266

Observation 70051588-5d07-4643-859b-46e6a718f5db · outbound

This paper cites Vivado design suite—vivadohls.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Vivado design suite—vivadohls

Reference 3

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.728796Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.728796Z digest=sha256:424c911c8b334c1caca73c2ae1da14557610259f59d82e414ad20bb6311dd2df

Observation 0cb9457e-e87f-4519-9b57-3bee721fe758 · outbound

This paper cites Anderson, Stephen Brown, and Tomasz Cza- jkowski.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Anderson, Stephen Brown, and Tomasz Cza- jkowski

Reference 4

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.731805Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.731805Z digest=sha256:4dbd2fea2688e89be9870efb49b45814d7269d4cf5dd15e7907df29f13fb3b7d

Observation 68646607-2c51-440d-986a-2f95cff93778 · outbound

This paper cites Bambu: A modular framework for the high level synthesis of memory-intensive applications.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Bambu: A modular framework for the high level synthesis of memory-intensive applications

Reference 5

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.735038Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.735038Z digest=sha256:315a9c285166eae417c808d4fd827ee6b12132c1ec0d0b47d7c4f2101fc9dcc4

Observation 7d2c8496-47bf-488b-8204-b2782316faba · outbound

This paper cites Scalehls: A new scalable high-level synthesis framework on multi-level intermediate represen- tation.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Scalehls: A new scalable high-level synthesis framework on multi-level intermediate represen- tation

Reference 6

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.738689Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.738689Z digest=sha256:78d8e1cd2ad6e1938a1f5254583aba566bb89b220b663cefe6f5484c3250e723

Observation 354dbf52-cf27-4059-aedc-4caed113bae0 · outbound

This paper cites Chisel: Constructing Hardware in a Scala Embed- ded Language.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Chisel: Constructing Hardware in a Scala Embed- ded Language

Reference 7

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.742341Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.742341Z digest=sha256:e167e9c7b10c7c1f3cb383800c08517ed69ce56c4a74a344d996cbe22b789316

Observation dd524577-f9c5-49d3-8847-3358c6778d61 · outbound

This paper cites an unresolved cited work.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Unresolved cited work

Reference 8

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.745642Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.745642Z digest=sha256:64c94dffc5024e6f62c508407dbe1c0b5256f85b793376107b57583b54a6f98c

Observation d816108c-14ce-431d-8445-51de05caa733 · outbound

This paper cites Scala language specification.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Scala language specification

Reference 9

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.748895Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.748895Z digest=sha256:bb987961dc467d0684f7007213cbc0a128fb5dfa121ad79d0f6dac4959016673

Observation 51866967-0ec6-45de-9869-c44ae11721aa · outbound

This paper cites Thundergp: Resource-efficient graph processing framework on fpgas with hls.ACM Trans.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Thundergp: Resource-efficient graph processing framework on fpgas with hls.ACM Trans

Reference 10

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.752066Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.752066Z digest=sha256:529ab7adadb5791a88b4f01a0f64b9777ebde31d486f810d369b4b285a378be2

Observation e1df6fdb-2fda-4b8c-92cd-076566109065 · outbound

This paper cites Gahls: an optimized graph analytics based high level synthesis framework.Scientific Reports, 13(1), 12 2023.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Gahls: an optimized graph analytics based high level synthesis framework.Scientific Reports, 13(1), 12 2023

Reference 11

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.755347Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.755347Z digest=sha256:d4a2598b5c6aa5664b9fca82b90dfe7a1b385029d2b9edb07704dfceba2db208

Observation e71fe5e1-8abb-4c9c-bc13-b9d50d13a852 · outbound

This paper cites Peter Hofstee.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Peter Hofstee

Reference 12

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.758464Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.758464Z digest=sha256:e75fa1928e8e26d3438f8b7599699995fe584af31b961ea021ec8ba314d601ab

Observation a65249d1-2af8-44b0-83b5-04f55c703190 · outbound

This paper cites Energy-efficient acceleration of mapreduce applications using fpgas.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Energy-efficient acceleration of mapreduce applications using fpgas

Reference 13

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.761328Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.761328Z digest=sha256:ae8a2849c10a3a2dfc236a9e799b1f321dadf3ab13d096ebf641abec42c79b09

Observation 6f6b9b4b-3601-4440-acb6-58b0bec2d520 · outbound

This paper cites Hardware accelerated novel optical de novo assembly for large-scale genomes.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Hardware accelerated novel optical de novo assembly for large-scale genomes

Reference 14

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.764578Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.764578Z digest=sha256:bbfc3be7b125a3b3d23a2d626543be8b8dca6c676f62a0ad97aeb2e7ff1f3cad

Observation 609d9bc6-fad3-4432-8b30-0fbf8fe76453 · outbound

This paper cites Algorithm-hardware co-design for bqsr acceleration in genome analysis toolkit.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Algorithm-hardware co-design for bqsr acceleration in genome analysis toolkit

Reference 15

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.768124Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.768124Z digest=sha256:28fc92ccbf85f3363b8c5482a9ef9fcc6be223ce476c351417aadc9470752d26

Observation 25678fb1-9a3d-4c94-b0c1-e51457951853 · outbound

This paper cites Hardware acceleration of long read pairwise overlapping in genome sequencing: A race between fpga and gpu.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Hardware acceleration of long read pairwise overlapping in genome sequencing: A race between fpga and gpu

Reference 16

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.771089Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.771089Z digest=sha256:59e30f1931ccef0b829f9190e26f761b70d02ff8c5a17f0b2ef06b5a6372f451

Observation c39f73e7-7230-4b98-b7a8-728320e8f684 · outbound

This paper cites Nothaft, Qijing Huang, Sagar Karandikar, Johnny Le, Andrew Lin, Howard Mao, Brendan Sweeney, Krste Asanovi ´c, David A.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Nothaft, Qijing Huang, Sagar Karandikar, Johnny Le, Andrew Lin, Howard Mao, Brendan Sweeney, Krste Asanovi ´c, David A

Reference 17

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.774217Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.774217Z digest=sha256:b3ee86dd159a4c24adb754ea8abb16d6511e753bd04596dc5ab3c912c2699c1e

Observation f107f35f-37ec-485e-b124-cef601021f91 · outbound

This paper cites Wright, and Samuel Williams.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Wright, and Samuel Williams

Reference 18

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.777230Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.777230Z digest=sha256:4cfe8df8b2996091a3891d1561d619f04111d13eea9b5a783a095a29c019bb8b

Observation 4612c0f1-2d94-4f95-b3ae-58d046704557 · outbound

This paper cites Accelerating face detection on programmable soc using c-based synthe- sis.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Accelerating face detection on programmable soc using c-based synthe- sis

Reference 19

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.780197Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.780197Z digest=sha256:e85204da6ea3af76e002eb0bff15d63e52aed0693d4222855567dd6059d423c2

Observation 6d421eb7-5228-43cc-b575-a2ff1c696ca5 · outbound

This paper cites Fiplib: An image processing library for fpgas using high-level synthesis.Int.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Fiplib: An image processing library for fpgas using high-level synthesis.Int

Reference 20

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.783054Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.783054Z digest=sha256:c664713b5f0485f316506c185581110c9109b2c8c04a262f5b43910958f50463

Observation 30d15ac1-130e-4936-9dba-88fb377f3d9c · outbound

This paper cites Preußer, Nicholas J.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Preußer, Nicholas J

Reference 21

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.788710Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.788710Z digest=sha256:60221f0e2d66499987d220e4c12a15d888923c27d0afda8178d6af331408c1cc

Observation b0ae608b-38ab-4f75-b418-a62bbf45bb9d · outbound

This paper cites Systolic-cnn: An opencl- defined scalable run-time-flexible fpga accelerator architecture for ac- celerating convolutional neural network inference in cloud/edge com- puting.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Systolic-cnn: An opencl- defined scalable run-time-flexible fpga accelerator architecture for ac- celerating convolutional neural network inference in cloud/edge com- puting

Reference 22

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.792058Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.792058Z digest=sha256:366de628d72765ab6e56f7fddca35feff57a4853120aba2e3b6e362ba0cf75b5

Observation 615038a5-3aed-4d20-b86d-b2220c88ed64 · outbound

This paper cites Duarte, S.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Duarte, S

Reference 23

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.795079Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.795079Z digest=sha256:99b808d5f7636bd7157267a54b7bb7aee520fd7f7c28c51006f39a4fdb21b345

Observation 4a5df87b-3895-4575-9796-e442c6e15a21 · outbound

This paper cites A scalable and efficient convolutional neural network accelerator using hls for a system-on-chip design.Microprocessors and Microsystems, 87:104363, 2021.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads A scalable and efficient convolutional neural network accelerator using hls for a system-on-chip design.Microprocessors and Microsystems, 87:104363, 2021

Reference 24

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.798375Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.798375Z digest=sha256:d0127fc15e8f372fa9e5a292bbfbf636c00163e55a967f4177ad7d0c96f54f26

Observation e569eb97-9e35-4896-bb27-35cd9a36b454 · outbound

This paper cites An overview of today’s high-level synthesis tools.Des.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads An overview of today’s high-level synthesis tools.Des

Reference 25

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.801458Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.801458Z digest=sha256:461bac1974044f2da975b2cf7038716e5b978dce8a705a1a10afca7ceb531b14

Observation aa20053d-0508-4b94-93f0-7397edb3ad39 · outbound

This paper cites A survey and evalua- tion of fpga high-level synthesis tools.IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 35(10):1591–1604, 2016.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads A survey and evalua- tion of fpga high-level synthesis tools.IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 35(10):1591–1604, 2016

Reference 26

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.804484Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.804484Z digest=sha256:7ffe1df1e9b8b4d189d636a27d19d6b61d35b09d759340b0633e2cd2a6379f0f

Observation 514b18a6-3907-4f9b-8d8a-94df159f1fcc · outbound

This paper cites High-level synthesis versus hardware construc- tion.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads High-level synthesis versus hardware construc- tion

Reference 27

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.807541Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.807541Z digest=sha256:a3b11ff7dd91e8088f1566d3a15157d02720be4b9350cc8e598c8c2349b29f6a

Observation e5470ab6-5316-4214-8481-d8e5de07bc0d · outbound

This paper cites H ¨am¨al¨ainen.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads H ¨am¨al¨ainen

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.810453Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.810453Z digest=sha256:8cb7cb2148aa15043eddc93be8b5ea4b0200e6f3cf750e097a0882200a0701c0

Observation f146f87f-1ee2-4d8d-a993-5c1711639945 · outbound

This paper cites An algorithm for the machine calculation of complex fourier series.Mathematics of Computation, 19(90):297– 301, 1965.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads An algorithm for the machine calculation of complex fourier series.Mathematics of Computation, 19(90):297– 301, 1965

Reference 29

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.813444Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.813444Z digest=sha256:cc8f5eb757ff7c90f931fcce3bffef3762c9e57bdd5322cc652d7b90feee586e

Observation 7283a661-a36e-4185-8cb5-044ae228dc99 · outbound

This paper cites An adaptation of the fast fourier transform for parallel processing.Journal of the ACM (JACM), 15(2):252–264, 1968.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads An adaptation of the fast fourier transform for parallel processing.Journal of the ACM (JACM), 15(2):252–264, 1968

Reference 30

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.816705Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.816705Z digest=sha256:e38e234e66d8957665a2cf74614e1b1d7c53626732e8e061598b441339060968

Observation c50b1923-8fb2-42ad-8429-5c170076170b · outbound

This paper cites Computer gener- ation of streaming sorting networks.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Computer gener- ation of streaming sorting networks

Reference 31

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.819642Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.819642Z digest=sha256:b89aad93185e206263d1c80b2c6ba31684aaeaffb8e4a5185ee49b12a229aca5

Observation e245e9fb-2274-4414-b4d9-f0e0e5da2505 · outbound

This paper cites Milder, and James C.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Milder, and James C

Reference 32

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.822334Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.822334Z digest=sha256:a0921fbec05a53641758021fee70eee050f72cb8c5f9fc39c963dd73b7dee235

Observation 835f8f6a-259e-4544-a78b-d96960b92742 · outbound

This paper cites Jarvinen, P.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Jarvinen, P

Reference 33

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.825115Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.825115Z digest=sha256:3bb6c85d56ed314d50449151623938a2fb49c426a9acdbf331733f76dfb2d8aa

Observation 9c7af5da-b19b-441d-a0f6-00cde790fcdc · outbound

This paper cites Towards a Flexible Hardware Implementation for Mixed-Radix Fourier Transforms.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Towards a Flexible Hardware Implementation for Mixed-Radix Fourier Transforms

Reference 34

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.827750Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.827750Z digest=sha256:970870872a39726cff3924385996cdd046e51b7a3b8157d5e5f1ca372a095e58

Observation b7234f6d-cdab-4e7c-8758-ea8f5f8accb6 · outbound

This paper cites Milder, Aliaksei Sandryhaila, Franz Franchetti, James C.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Milder, Aliaksei Sandryhaila, Franz Franchetti, James C

Reference 35

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.830430Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.830430Z digest=sha256:b100acffb082c45e36acbb619075604eafe98d471574b29d5f662078a1715973

Observation be67106e-0a04-4dbc-b287-1a9a1a3bbbcd · outbound

This paper cites Hoe, and Markus P ¨uschel.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Hoe, and Markus P ¨uschel

Reference 36

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.833219Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.833219Z digest=sha256:165f03443431828eb72b4b61379ecac8f535aea642092e80b2f46b4d4f97f167

Observation 1dfa9d35-84d7-4ea8-8020-72afb81f0bed · outbound

This paper cites Rafique, N.

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads Rafique, N

Reference 37

Resolution
unresolved
no resolver link, observed 2026-08-04T18:47:47.836201Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T18:47:47.836201Z digest=sha256:35abf578f1795b69688b7d7f46d9ea6eabfa94690ed79bd91539b7197c73ebc9

Pith citing papers

No inbound Pith citation observations are available.