Pith. sign in

REVIEW

An efficient tight-binding mode-space NEGF model enabling up to million atoms III-V nanowire MOSFETs and TFETs simulations

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1705.00909 v1 pith:ETEV6FFU submitted 2017-05-02 cond-mat.mes-hall physics.app-ph

classification cond-mat.mes-hallphysics.app-ph
keywords iii-vnanowiresimulationstechniqueatomisticatomsbtbtcapability
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

We report the capability to simulate in a quantum mechanical tight-binding (TB) atomistic fashion NW devices featuring several hundred to millions of atoms and diameter up to 18 nm. Such simulations go far beyond what is typically affordable with today's supercomputers using a traditional real space (RS) TB Hamiltonian technique. We have employed an innovative TB mode space (MS) technique instead and demonstrate large speedup (up to 10,000x) while keeping good accuracy (error smaller than 1 percent) compared to the RS NEGF method. Such technique and capability open new avenues to explore and understand the physics of nanoscale and mesoscopic devices dominated by quantum effects. In particular, our method addresses in an unprecedented way the technological relevant case of band-to-band tunneling (BTBT) in III-V nanowire MOSFETs and broken gap heterojunction tunnel-FETs (TFETs). We demonstrate an accurate match of simulated BTBT currents to experimental measurements in a [111] InAs NW having a 12 nm diameter and a 300 nm long channel. We apply the predictivity of our TB MS simulations and report an in-depth atomistic study of the scaling potential of III-V GAA nanowire heterojunction n and pTFETs quantifying the benefits of this technology for low-power, low-voltage CMOS application. At VDD = 0.3 V and IOFF = 50 pA/um, the on-current (Ion) and energy-delay product (ETP) gain over a Si NW GAA MOSFET are 58x and 56x respectively.

Discussion (0). Continue with ORCID to comment.

Pith tools