Pith. sign in

REVIEW

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2105.06828 v1 pith:GZVFRXWJ submitted 2021-05-14 physics.app-ph

Spalling-induced liftoff and transfer of electronic films using a van der Waals release layer

classification physics.app-ph
keywords layerdevicesintegrationprocesstransferwaalsareacontrolled
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
read the original abstract

Heterogeneous integration strategies are increasingly being employed to achieve more compact and capable electronics systems for multiple applications including space, electric vehicles, and wearable and medical devices. To enable new integration strategies, the growth and transfer of thin electronic films and devices, including III-nitrides, metal oxides, and two-dimensional (2D) materials, using 2D boron nitride (BN)-on-sapphire templates is demonstrated. The van der Waals BN layer, in this case, acts as a preferred mechanical release layer for precise separation at the substrate-film interface and leaves a smooth surface suitable for van der Waals bonding. A tensilely-stressed Ni layer sputtered on top of the film induces controlled spalling fracture which propagates at the BN/sapphire interface. By incorporating controlled spalling, the process yield and sensitivity is greatly improved, owed to the greater fracture energy provided by the stressed metal layer relative to a soft tape or rubber stamp. With stress playing a critical role in this process, the influence of residual stress on detrimental cracking and bowing is investigated. Additionally, a selected area lift-off technique is developed which allows for isolation and transfer of individual devices while maximizing wafer area use and minimizing extra alignment steps in the integration process.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.