Pith. sign in

Paper Citation Record · LEDGER

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits

As of 22 August 2026, this Paper Citation Record lists 44 of 44 outbound references and 0 inbound Pith citation observations for arXiv:2411.11022.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2411.11022 v4

Coverage vector

measured 44 of 44 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-12T19:08:28.898802Z

measured 44 of 44 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-22T06:32:14.747728+00:00

measured 0 of 0 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: cited_works

Reference resolution

44 of 44 outbound references displayed

  • verified exact0
  • verified fuzzy29
  • unresolved15
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation 3fbe0bab-1741-4e0d-bb44-c16cd3c93a47 · outbound

This paper cites Scaling Laws for Neural Language Models.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Scaling Laws for Neural Language Models

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:27.703143Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:27.703143Z digest=sha256:a625a85e22a6ac60597b216c90f45e0b8ccaf53c90be9beba71611f27ddc3d98

Observation 88d3bd41-2fd2-4097-aaf1-dbda478e3180 · outbound

This paper cites 1.1 computing’s energy problem (and what we can do about it),.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits 1.1 computing’s energy problem (and what we can do about it),

Reference 2

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:27.741214Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:27.741214Z digest=sha256:e8d6a821e2600b7084aa95a7546d0db1d3a7e58551e4c944b46e94f52eef1830

Observation baa4bc32-53ae-44b0-bfca-790ccf2ab795 · outbound

This paper cites In-memory computing: Advances and prospects,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits In-memory computing: Advances and prospects,

Reference 3

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:27.852083Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:27.852083Z digest=sha256:7a85440128645e5969cbe4690496439fd3e6c095b6990826ff5dde97f64bea7f

Observation bb8db7df-5dd4-4b3e-b9ce-97d8ed429a14 · outbound

This paper cites Analog or digital in-memory computing? benchmarking through quantitative modeling,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Analog or digital in-memory computing? benchmarking through quantitative modeling,

Reference 4

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:27.858565Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:27.858565Z digest=sha256:f099fed2f62313df223729bfbee5a96e0ac390044c1f21cb65a9e4a22bd63f2c

Observation 33a8a806-38ee-4ca4-8352-5e496703a043 · outbound

This paper cites A 64-tile 2.4- mb in-memory-computing cnn accelerator employing charge-domain compute,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A 64-tile 2.4- mb in-memory-computing cnn accelerator employing charge-domain compute,

Reference 5

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:27.863158Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:27.863158Z digest=sha256:b1193b64335b5b9570689cf58daca02f5fcc865d69826d9a4d6ebfe4e80c1d7f

Observation 0e1502e0-3311-43b5-8304-a09337804da8 · outbound

This paper cites Macc-sram: A multistep accumu- lation capacitor-coupling in-memory computing sram macro for deep convolutional neural networks,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Macc-sram: A multistep accumu- lation capacitor-coupling in-memory computing sram macro for deep convolutional neural networks,

Reference 6

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.562159Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:27.867535Z digest=sha256:d03df345586e791a3cd41720b8f1f0e92e58dd589979264911fc81b6c9aab226

Observation 0995c995-2d6a-477f-a4c4-0b011fc386b4 · outbound

This paper cites A 28-nm 50.1-tops/w p-8t sram compute- in-memory macro design with bl charge-sharing-based in-sram dac/adc operations,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A 28-nm 50.1-tops/w p-8t sram compute- in-memory macro design with bl charge-sharing-based in-sram dac/adc operations,

Reference 7

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.548737Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:27.873830Z digest=sha256:8075b30bcce40a9708cfbf2b658722977ffcff6ac03d37b099661781b3aba5cc

Observation 460c642b-5341-477c-a868-1e2cd98d74c0 · outbound

This paper cites Pimca: A programmable in-memory computing accelerator for energy-efficient dnn inference,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Pimca: A programmable in-memory computing accelerator for energy-efficient dnn inference,

Reference 8

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.535118Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:27.877981Z digest=sha256:5a65687f7dc8ec319eb5f9f6599687cdce824782cc11fb9aeef970614a5d99b9

Observation 4e4bbf9d-d0e2-4092-916f-fa8c2850fcee · outbound

This paper cites A 4-bit mixed-signal mac macro with one-shot adc conversion,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A 4-bit mixed-signal mac macro with one-shot adc conversion,

Reference 9

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.520274Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:27.882155Z digest=sha256:9c0dc6a7d4540b1c76b8b0c1c0fe61b24241a3edc4b2cf4f5ae6a4c4efc51e27

Observation 81d13587-cfc5-47d8-a09a-53a4e14ff82b · outbound

This paper cites Pico-ram: A pvt-insensitive analog compute- in-memory sram macro with in situ multi-bit charge computing and 6t thin-cell-compatible layout,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Pico-ram: A pvt-insensitive analog compute- in-memory sram macro with in situ multi-bit charge computing and 6t thin-cell-compatible layout,

Reference 10

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.455567Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:27.886567Z digest=sha256:8a03b56f97e5ed6ecf5c086de7941799fe2ee7e9b97d5ba2c6a5eac276a52d4c

Observation bf1397ef-5467-4507-9e94-7a7659d940c6 · outbound

This paper cites 15.1 a programmable neural-network inference accelerator based on scalable in-memory computing,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits 15.1 a programmable neural-network inference accelerator based on scalable in-memory computing,

Reference 11

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.426703Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:27.890869Z digest=sha256:1e52c262697688db5076df085d0dbb5856ecd8901f07396a62cdbbc7de8919d0

Observation 2f07eb85-fb58-4467-9daa-75397c2719b8 · outbound

This paper cites C3sram: An in-memory- computing sram macro based on robust capacitive coupling computing mechanism,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits C3sram: An in-memory- computing sram macro based on robust capacitive coupling computing mechanism,

Reference 12

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:27.973801Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:27.973801Z digest=sha256:52a69edae79d933c34814aa664d14d1c3be7f05e03b8aa97f1d5bd6de9c9f5c4

Observation 6462eb7d-0cb5-48c6-8ad9-22eb1ab84029 · outbound

This paper cites A fully bit- flexible computation in memory macro using multi-functional computing bit cell and embedded input sparsity sensing,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A fully bit- flexible computation in memory macro using multi-functional computing bit cell and embedded input sparsity sensing,

Reference 13

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.406107Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.054757Z digest=sha256:70634b29cde2bc13de78cf272b54146e4b39612e17a8457f43b8e3135a7d2fd0

Observation 38ad8520-3d44-4552-97ee-358c29130d9b · outbound

This paper cites Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning,

Reference 14

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.357707Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.157092Z digest=sha256:1fbc9c49022f3d4c8bc995f6b1398a66d78c150360947115fe98220edec69941

Observation 62b43489-9523-4e2a-b5f6-81512d822c3b · outbound

This paper cites Syscim: Systemc-ams simulation of memristive computation in-memory,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Syscim: Systemc-ams simulation of memristive computation in-memory,

Reference 15

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.301157Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.231440Z digest=sha256:798edbdcac471cfdf9c9961c0d028f806a2aa295ad7c5828c8d662ddbf0d5f94

Observation f9f162e7-3419-4b2a-85b2-fdce21a44e41 · outbound

This paper cites Pimsim-nn: An isa-based simulation framework for processing-in-memory accelerators,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Pimsim-nn: An isa-based simulation framework for processing-in-memory accelerators,

Reference 16

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.287710Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.264155Z digest=sha256:2c976b6f4cf69d189c3d193cec7978f92d204f3fa67d504ef19acbdc26cc7985

Observation 9a7f7693-a210-4808-9a62-f4487f0b885d · outbound

This paper cites A flexible and fast pytorch toolkit for simulating training and inference on analog crossbar arrays,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A flexible and fast pytorch toolkit for simulating training and inference on analog crossbar arrays,

Reference 17

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.274669Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.274562Z digest=sha256:b68af5b1d727708b7167333f3b72e531bf9d51a4fa8465074d26c381e5215788

Observation a5d129f8-dcae-48ca-aabc-237e379bb1a3 · outbound

This paper cites Memtorch: An open-source simulation framework for memristive deep learning systems,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Memtorch: An open-source simulation framework for memristive deep learning systems,

Reference 18

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.260845Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.278848Z digest=sha256:88ded9f87b082e01fe6b6d1a53e7f0e308a1db874528a4d98aa6e23b74d74e98

Observation c82c0365-0fa9-41d2-9b15-618e2b01ac85 · outbound

This paper cites ef2lowsim: System-level simulator of eflash-based compute-in-memory accelerators for convolu- tional neural networks,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits ef2lowsim: System-level simulator of eflash-based compute-in-memory accelerators for convolu- tional neural networks,

Reference 19

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.120906Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.282443Z digest=sha256:32b84a85da1e375bf487b4bb73581082f9c2dfb25a9bea78db8d3f1d8f06a131

Observation afc174d4-1390-4d45-b6a7-a3ed93d8bd3a · outbound

This paper cites A user-friendly fast and accurate simulation framework for non-ideal factors in computing-in-memory architecture,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A user-friendly fast and accurate simulation framework for non-ideal factors in computing-in-memory architecture,

Reference 20

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.066943Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.287265Z digest=sha256:43e96937aeec3ede74cb9d82312f642dd4b8cbc955b888459ad5703f4e565479

Observation 5836d0f0-38b3-4a36-b69c-9d1359bd866a · outbound

This paper cites X-pim: Fast modeling and validation framework for mixed-signal processing-in-memory using compressed equivalent model in system verilog,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits X-pim: Fast modeling and validation framework for mixed-signal processing-in-memory using compressed equivalent model in system verilog,

Reference 21

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.054236Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.291335Z digest=sha256:f1fd0fe4b5be688504ad81f0c60e299bb07c180550e25514bf984f1a23e2af15

Observation c25a450a-dc24-4cd1-8491-aceb11c98117 · outbound

This paper cites Deep in-memory architectures for machine learning–accuracy versus efficiency trade- offs,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Deep in-memory architectures for machine learning–accuracy versus efficiency trade- offs,

Reference 22

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:30.041229Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.315847Z digest=sha256:1c1ddf821fddf1b05d6c495c14e49f6204e03e1dac0089849400d9e58afacc69

Observation 2c4fdebb-278c-4937-89ba-591e330b7462 · outbound

This paper cites Fun- damental limits on the precision of in-memory architectures,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Fun- damental limits on the precision of in-memory architectures,

Reference 23

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.981276Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.320481Z digest=sha256:5679e6ec8504418daa6e0c86e65a8ce0d811b5ad2db1e19536505122d0db86da

Observation 21fbd90d-b849-4d6f-b611-58ef49a9ad5b · outbound

This paper cites A programmable heterogeneous microprocessor based on bit-scalable in-memory comput- ing,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A programmable heterogeneous microprocessor based on bit-scalable in-memory comput- ing,

Reference 24

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.324730Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.324730Z digest=sha256:a076040b6214346dae84c6683698f0e5a6f73f88bc9a11eac2e85eb1398c8c43

Observation 8380e860-1eb0-4c47-8eed-eada9cc88210 · outbound

This paper cites A 818–4094 tops/w capacitor-reconfigured analog cim for unified acceleration of cnns and transformers,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A 818–4094 tops/w capacitor-reconfigured analog cim for unified acceleration of cnns and transformers,

Reference 25

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.415556Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.415556Z digest=sha256:1f7b2cd32a2812f72a250e01fa84ff4f64eaea64307967ecb2ff83a3e1ee2d95

Observation b1f577d0-df31-4205-afd8-baf616d876b5 · outbound

This paper cites Noise modeling and analysis of sar adcs,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Noise modeling and analysis of sar adcs,

Reference 26

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.476273Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.476273Z digest=sha256:32a5af39f0f4953b1d2f70dc8cc83de8e241eefe367f183344484cd5dc0d639e

Observation e63e13bb-7ac9-49eb-817d-6e89c8f23d7e · outbound

This paper cites Simulation and analysis of random decision errors in clocked comparators,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Simulation and analysis of random decision errors in clocked comparators,

Reference 27

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.852910Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.508426Z digest=sha256:baac7a180d731bdc43add89085cfdf1e13b5af5fef0f11f0e014f747d3bf5f9e

Observation 569e04c7-901e-4484-9c39-805c2b2e2897 · outbound

This paper cites Mismatch characterization of small metal fringe capacitors,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Mismatch characterization of small metal fringe capacitors,

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.570320Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.570320Z digest=sha256:50e456f7a1fbeccab5667a9e740cbf0025c3e1d2a79bdb643acb23f4ea80e6f2

Observation fcf4610a-e5a9-44a4-bbd1-7a4d086cd1ec · outbound

This paper cites Modeling and optimization of sram-based in-memory computing hardware design,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Modeling and optimization of sram-based in-memory computing hardware design,

Reference 29

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.835464Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.617204Z digest=sha256:c81eae0399bf281fc7879175d54f7de7f405059201fa2e4e3da499a093fcbd8f

Observation 1dfd9155-b4f5-4a59-96c9-b6860d5b75d4 · outbound

This paper cites 34.5 a 818-4094tops/w capacitor-reconfigured cim macro for unified acceleration of cnns and transformers,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits 34.5 a 818-4094tops/w capacitor-reconfigured cim macro for unified acceleration of cnns and transformers,

Reference 30

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.823842Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.621723Z digest=sha256:657784169708b44a879e21454a3be26deb7cb154fb2baf07575300cb5b478a76

Observation 57ffb122-22c5-4047-b88a-ae21263b9012 · outbound

This paper cites Dnn+neurosim: An end- to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Dnn+neurosim: An end- to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,

Reference 31

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.625689Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.625689Z digest=sha256:1ebdec942bf8f5738678f8210fed39131709972b7a8b5b03ee4289b47a559912

Observation b528c6b8-7501-4331-9fa6-60511625591e · outbound

This paper cites A White Paper on Neural Network Quantization.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A White Paper on Neural Network Quantization

Reference 32

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.630709Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.630709Z digest=sha256:53d726484f6ff80c2e8ce77d8209ac4383ee191177ba3aff033742d2feb1aaff

Observation b5ade5ee-220d-4afe-b2ba-17295410a2de · outbound

This paper cites Low-cost 7t-sram compute-in-memory design based on bit-line charge-sharing based analog-to-digital conver- sion,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Low-cost 7t-sram compute-in-memory design based on bit-line charge-sharing based analog-to-digital conver- sion,

Reference 33

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.805834Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.634969Z digest=sha256:d6f0ab6d31d1741403d716272caa4be4ea010774ae2a2210a73f504090e75b41

Observation c40f9115-53c2-429d-8db5-acb26df7374e · outbound

This paper cites Understanding and Overcoming the Challenges of Efficient Transformer Quantization.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Understanding and Overcoming the Challenges of Efficient Transformer Quantization

Reference 34

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.638542Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.638542Z digest=sha256:8feca2b7c4365cda5dc938fc5777f4769d163414865dfcf470bcce3860016f60

Observation 3ad48fa3-9553-47ef-ab19-1fb895af0284 · outbound

This paper cites Pacim: A sparsity-centric hybrid compute-in-memory architecture via probabilistic approximation,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Pacim: A sparsity-centric hybrid compute-in-memory architecture via probabilistic approximation,

Reference 35

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.736160Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.642813Z digest=sha256:065cc0dcf7d274f9b264b215757a469a400f562e4cad20625586a8c8c88775ff

Observation 75a0f058-9352-4844-a355-e9304a288f18 · outbound

This paper cites Hybrid analog-digital in- memory computing,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Hybrid analog-digital in- memory computing,

Reference 36

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.618498Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.647566Z digest=sha256:ab324ed25ae3ce0abda8891a2adde95f8abc8b0f9fd903fe8b8c81cfe6341789

Observation 848c3888-65a7-47c3-adb9-8953c19d7e0e · outbound

This paper cites A 22nm 832kb hybrid-domain floating-point sram in-memory-compute macro with 16.2-70.2tflops/w for high-accuracy ai-edge devices,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A 22nm 832kb hybrid-domain floating-point sram in-memory-compute macro with 16.2-70.2tflops/w for high-accuracy ai-edge devices,

Reference 37

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.653520Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.653520Z digest=sha256:be174bf32a16cd7ebce2931e9b2f2e2c4b2aee252e49903a41199f1d0b1e426a

Observation bd7a02c7-2cd3-4c4f-82a8-88ddd17c8300 · outbound

This paper cites Osa-hcim: On-the-fly saliency-aware hybrid sram cim with dy- namic precision configuration,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Osa-hcim: On-the-fly saliency-aware hybrid sram cim with dy- namic precision configuration,

Reference 38

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.594065Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.658744Z digest=sha256:547899bfd8970ec3dfba2ed83d1f3e304fe4e84fb93ae17c52ac002c56d69782

Observation 7d059c1d-37fa-4e61-9acb-54192e3cf83c · outbound

This paper cites Oversampling adc: A review of recent design trends,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Oversampling adc: A review of recent design trends,

Reference 39

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.579618Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.663132Z digest=sha256:6f31429f1b5fc2301e5e400f519dc36b9215b4ecfa38feffe438f77d3df38a3c

Observation cc7ca5c9-b90d-494c-a443-0f29d19c9e19 · outbound

This paper cites A 28-nm 0.8m-weights/mm2 9.1-tops/mm2 sram-based all-analog compute-in-memory using fine-grained structured pruning with adaptive-ranging adc,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A 28-nm 0.8m-weights/mm2 9.1-tops/mm2 sram-based all-analog compute-in-memory using fine-grained structured pruning with adaptive-ranging adc,

Reference 40

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.461023Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.695090Z digest=sha256:94d88c02cc387ebb5b44ea125f8124266d21f46e2e82f2bf9af9575362c477bc

Observation 4396f354-c9c2-4741-af5f-0a70ed103d81 · outbound

This paper cites A switched-capacitor sram in-memory computing macro with high-precision, high-efficiency differential ar- chitecture,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits A switched-capacitor sram in-memory computing macro with high-precision, high-efficiency differential ar- chitecture,

Reference 41

Resolution
unresolved
no resolver link, observed 2026-08-12T19:08:28.766055Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-12T19:08:28.766055Z digest=sha256:e6ac51b9e492162d17e90b27678d56c419ae8ab6a655d1696630e8f433034d52

Observation 00603778-41eb-4dc7-aac6-b702dffe7a64 · outbound

This paper cites 14.6 a 28nm 64kb bit- rotated hybrid-cim macro with an embedded sign-bit-processing array and a multi-bit-fusion dual-granularity cooperative quantizer,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits 14.6 a 28nm 64kb bit- rotated hybrid-cim macro with an embedded sign-bit-processing array and a multi-bit-fusion dual-granularity cooperative quantizer,

Reference 42

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.278380Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.845939Z digest=sha256:398e5ed08f89da794ce3f582e5b633e59eee5af6c48cd9b7d3983a0dda3bad9c

Observation 262b5849-7d1d-40d6-a784-187381cf9bb1 · outbound

This paper cites 16.4 an 89tops/w and 16.3tops/mm2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits 16.4 an 89tops/w and 16.3tops/mm2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications,

Reference 43

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:29.066772Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.894129Z digest=sha256:c4455663ae733b105c209bec2b2c49414d762f2e5612aa77c224e45e0a7d156b

Observation afa2c1e2-9832-4d07-8a46-9c9299ce388b · outbound

This paper cites Dimc: 2219tops/w 2569f2/b digital in-memory computing macro in 28nm based on approximate arithmetic hardware,.

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits Dimc: 2219tops/w 2569f2/b digital in-memory computing macro in 28nm based on approximate arithmetic hardware,

Reference 44

Resolution
verified fuzzy
raw_fallback, observed 2026-08-12T19:08:28.986135Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.

source=pdf_text observed=2026-08-12T19:08:28.898802Z digest=sha256:ea407f9bd529ac22c4f0253bf4037a118575ec4b09855bcaf1b8e0b4bf3a5394

Pith citing papers

No inbound Pith citation observations are available.