SOT-MRAM 300mm integration for low power and ultrafast embedded memories
classification
❄️ cond-mat.mes-hall
cs.ETphysics.app-ph
keywords
integrationpowertimearchitecturescmos-compatibledemonstratedevicesembedded
read the original abstract
We demonstrate for the first time full-scale integration of top-pinned perpendicular MTJ on 300 mm wafer using CMOS-compatible processes for spin-orbit torque (SOT)-MRAM architectures. We show that 62 nm devices with a W-based SOT underlayer have very large endurance (> 5x10^10), sub-ns switching time of 210 ps, and operate with power as low as 300 pJ.
This paper has not been read by Pith yet.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.