Ultra-Fast Physical Generation of Random Numbers Using Hybrid Boolean Networks
read the original abstract
We describe a high-speed physical random number generator based on a hybrid Boolean network with autonomous and clocked logic gates, realized on a reconfigurable chip. The autonomous logic gates are arranged in a bidirectional ring topology and generate broadband chaos. The clocked logic gates receive input from the autonomous logic gates so that random numbers are generated physically that pass standard randomness tests without further post-processing. The large number of logic gates on reconfigurable chips allows for parallel generation of random numbers, as demonstrated by our implementation of 128 physical random number generators that achieve a real-time bit rate of 12.8 Gbit/s.
This paper has not been read by Pith yet.
Forward citations
Cited by 1 Pith paper
-
Scalable neuromorphic computing from autonomous spiking dynamics in a clockless reconfigurable chip
Clockless FPGA circuits produce autonomous spiking neuron networks that achieve competitive audio classification accuracy with significantly lower power than conventional digital implementations.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.