Pith. sign in

REVIEW 1 cited by

Run, Don't Walk: Chasing Higher FLOPS for Faster Neural Networks

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2303.03667 v3 pith:LWRZHIT6 submitted 2023-03-07 cs.CV

classification cs.CV
keywords flopsnetworksfasterhigherneuraltimesaccessaccuracy
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
abstract

To design fast neural networks, many works have been focusing on reducing the number of floating-point operations (FLOPs). We observe that such reduction in FLOPs, however, does not necessarily lead to a similar level of reduction in latency. This mainly stems from inefficiently low floating-point operations per second (FLOPS). To achieve faster networks, we revisit popular operators and demonstrate that such low FLOPS is mainly due to frequent memory access of the operators, especially the depthwise convolution. We hence propose a novel partial convolution (PConv) that extracts spatial features more efficiently, by cutting down redundant computation and memory access simultaneously. Building upon our PConv, we further propose FasterNet, a new family of neural networks, which attains substantially higher running speed than others on a wide range of devices, without compromising on accuracy for various vision tasks. For example, on ImageNet-1k, our tiny FasterNet-T0 is $2.8\times$, $3.3\times$, and $2.4\times$ faster than MobileViT-XXS on GPU, CPU, and ARM processors, respectively, while being $2.9\%$ more accurate. Our large FasterNet-L achieves impressive $83.5\%$ top-1 accuracy, on par with the emerging Swin-B, while having $36\%$ higher inference throughput on GPU, as well as saving $37\%$ compute time on CPU. Code is available at \url{https://github.com/JierunChen/FasterNet}.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. OpenAlex reports about 103 citations worldwide. Full citation record

  1. Dedicated Inference Engine and Binary-Weight Neural Networks for Lightweight Instance Segmentation

    cs.CV 2025-01 conditional novelty 4.0 of 10

    A dual-mode XNOR/AND bitwise MAC architecture for 8-bit activation, 1-bit weight inference reduces gate count to about 52% of prior designs, alongside binary-weight instance segmentation networks that claim higher Per...

Pith tools