Pith. sign in

Paper Citation Record · LEDGER

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models

As of 15 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 0 inbound Pith citation observations for arXiv:2608.13472.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2608.13472 v1

Coverage vector

measured 34 of 34 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-14T10:19:28.762673Z

measured 34 of 34 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-15T06:32:42.880941+00:00

measured 0 of 0 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: cited_works

Reference resolution

34 of 34 outbound references displayed

  • verified exact1
  • verified fuzzy19
  • unresolved14
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation c43e5269-bb1b-4504-a711-a8ccb559997e · outbound

This paper cites Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review,

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.591161Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.591161Z digest=sha256:8db67d590475a5562554a54a97c3b87edd8c30017957af3a0bdffed73c72944c

Observation baf6b6f0-2b17-4d79-a730-bef8bfdaaef2 · outbound

This paper cites ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Net- works,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Net- works,

Reference 2

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.237344Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.597283Z digest=sha256:724a728e00443aeb743c7c087a7600652c6ce782e8e5e101e40db15df2fcc3ea

Observation d9e77e6e-0398-446e-98ad-22fcbc0fc586 · outbound

This paper cites AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs,

Reference 3

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.222197Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.602506Z digest=sha256:3baba0fc353d3efb2802e5c642009dad72def6ed04f2f6484b301c72b619c1bc

Observation 5f313593-b236-4d71-a091-e065ae9a6974 · outbound

This paper cites ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration

Reference 4

Resolution
verified exact
local_arxiv, observed 2026-08-14T10:19:28.916435Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.608700Z digest=sha256:54d19ccd9b0a16b5b17bd9d12aa740d98e1ba38693836b7a2d2d83c0f3b87277

Observation 0a8b4105-20d2-48bf-a784-c4d0e6247203 · outbound

This paper cites FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks,

Reference 5

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.207425Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.614536Z digest=sha256:062fe7869fa70fea38de94d3a606d9d732824b7718346891c8cf3f1f83aa8f81

Observation 2c2740f2-41b1-4899-a438-a74a85115bb2 · outbound

This paper cites An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits,

Reference 6

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.191839Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.620037Z digest=sha256:3f4051896b01a3f2da529b5da37c6e5c74df07359da6c8d4f8e108577cef681b

Observation 753d3992-9107-4a68-87f5-dc6d296ec68d · outbound

This paper cites AnGeL: Fully- Automated Analog Circuit Generator Using a Neural Network Assisted Semi-Supervised Learning Approach,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnGeL: Fully- Automated Analog Circuit Generator Using a Neural Network Assisted Semi-Supervised Learning Approach,

Reference 7

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.626122Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.626122Z digest=sha256:17e7bc1067de4753a18c90266e0bbeb2ced69b3dc1247403ca065fa4f3c6c291

Observation acbfee2b-5747-42fb-bb96-91a4d1fe70f9 · outbound

This paper cites MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval- Augmented Generation,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval- Augmented Generation,

Reference 8

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.631123Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.631123Z digest=sha256:107846fda53b8ac14132fdf0fe243ce69220f1c5100ce9c429c15fc2aa4a199d

Observation 3747463f-3fb4-4a22-9d9e-e30ba3d1a12c · outbound

This paper cites SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence,

Reference 9

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.636307Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.636307Z digest=sha256:f5f915ebd9a544ff437acb59659c04dcf97bc7a5ee62fe1bfbebdf0aeb80e807

Observation d81f9c6b-2580-4163-9684-351ff4dc29b3 · outbound

This paper cites Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks,

Reference 10

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.144165Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.641160Z digest=sha256:a1ab132e1a22447b5f31775a173ab4efa0b2a2ed36481bb5f6dbc0ced8c8a832

Observation d3df2160-6f55-4816-99b0-95d8c483267f · outbound

This paper cites BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,

Reference 11

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.127836Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.645234Z digest=sha256:b1b623483fa034a527b9c22794235319a4d7e70f4846fbf684432b6e691bbc1a

Observation cfa53172-3ec7-44c4-8efe-ec300d07cac7 · outbound

This paper cites Attention is All you Need,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Attention is All you Need,

Reference 12

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.112444Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.649270Z digest=sha256:21a68557aa9342689c632f350972f78c625cfd009a8fa7fd4bd1cedf74d041d5

Observation 0b7b85f7-806b-4e39-9c3c-4eccac295f0c · outbound

This paper cites Dataset Construction for Training LLM to Learn Analog Circuit Knowledge.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Dataset Construction for Training LLM to Learn Analog Circuit Knowledge

Reference 13

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.653936Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.653936Z digest=sha256:7258851a7d5aea91b946cf8ec7dcd495091f7e24348eb7770dbbc01de5e4a4b1

Observation 27809fbc-2b91-4f5d-b08f-2cbf285850bf · outbound

This paper cites LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits

Reference 14

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.659624Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.659624Z digest=sha256:5f7893b6c5d084c61acd6e2e291612bae84757cde1dfa83be11c17bfbf4c4e0d

Observation 2d40b097-da51-43e7-bab7-1ffb22066de4 · outbound

This paper cites AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG,

Reference 15

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.098572Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.664518Z digest=sha256:094a9fa43efe1e41bab91ce77139c4c7ac4c2309b5c065afe5d9aa17efea9954

Observation f5158084-8ae3-4a09-996b-0344d05d4453 · outbound

This paper cites AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting

Reference 16

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.669248Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.669248Z digest=sha256:18a5dd329b9b4b9cbbcad585fdbf20ea4e77a0078f08325570f8279f09985ca0

Observation d5032312-274b-43a3-9f88-3f1782d98094 · outbound

This paper cites AnalogCoder: Analog Circuit Design via Training-Free Code Generation,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogCoder: Analog Circuit Design via Training-Free Code Generation,

Reference 17

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.673852Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.673852Z digest=sha256:f1661c2a6a3da1789856b340d3d562b3090e2c697281284e596cdc204dba1776

Observation 6ea56c73-7bc9-4d0d-a4ee-c47926f23e68 · outbound

This paper cites AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies

Reference 18

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.678375Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.678375Z digest=sha256:385b10ce5d751e069fd28f6d55a0ab62769ff0ee3b6cad84f9533696949e112a

Observation 224a05a4-a9ce-48b9-91a6-33e48de94e8f · outbound

This paper cites AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models,

Reference 19

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.077316Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.684729Z digest=sha256:c53b579c59464acd47622b78a4e90c5eb0151cc901bc6fa16ad6de488f083fe9

Observation 7b0fe81e-6dfb-4afb-bc9c-8812dc9410b3 · outbound

This paper cites AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation

Reference 20

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.688811Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.688811Z digest=sha256:00ff3969feab61d91cace5977fa94be93d9e159c702920f9f9cda31c1056f1c2

Observation add0aefb-eeb9-4cdc-9bbc-7a1a8f691380 · outbound

This paper cites AnaFlow: Agentic LLM- based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnaFlow: Agentic LLM- based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing,

Reference 21

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.064280Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.693436Z digest=sha256:7225605e939474b23e896838f39a006f966e238564dc0fe035bb08f711446955

Observation fc30cbc5-3c6e-428b-ac4f-2127a447f9a1 · outbound

This paper cites AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents

Reference 22

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.699923Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.699923Z digest=sha256:0ce602788cb0379310030043a7d34d0bd3a9b2f3df005b943fd93bf3cfef06c0

Observation 35030022-c340-4bb2-8722-ffffef28c19a · outbound

This paper cites EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search

Reference 23

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.704630Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.704630Z digest=sha256:f52d79db07e90dbc206059d272230cf1116f290b791e1a87e1a8f5d516d03586

Observation 4caa1403-c63a-424a-9216-5c9429c583f9 · outbound

This paper cites LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits,

Reference 24

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.050899Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.708916Z digest=sha256:dd790dcdb1f4e56bd722949a053ded6cc3f2a9e753c1b1a1f1f1dd43021ccf87

Observation 3a80acf8-7fe2-4bf4-a2ef-5db798dd6b7a · outbound

This paper cites Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables,

Reference 25

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.035357Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.713999Z digest=sha256:c06ee370fdc499347a098bcb112edbee61062fcb7a10e5ac89aa04e62bcf76a3

Observation 323f1354-8be1-4750-9855-a1b6067d9a21 · outbound

This paper cites AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs,

Reference 26

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.021103Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.718529Z digest=sha256:5dd0f8ab019a1c3cec648823b631a9931a87473878945aeed93f183e461b33bf

Observation 10a53b0a-051c-42c9-8154-19ee0c2a3c44 · outbound

This paper cites Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,

Reference 27

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.007903Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.724234Z digest=sha256:f420d3e7696019702c309a39ca9ac4cb34b5a6e1edd49e880bc91b5a3a180430

Observation 1476973a-6be1-4285-ae65-77e94ee425bb · outbound

This paper cites Atelier: An Automated Analog Circuit Design Framework via Multiple Large Language Model-Based Agents,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Atelier: An Automated Analog Circuit Design Framework via Multiple Large Language Model-Based Agents,

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.729508Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.729508Z digest=sha256:d2e34e33914750bf10b960b2ac1456b271f4d899352531b4aaf9636be7dd2515

Observation 00a7ff23-e14d-441c-9814-1d52e2e161e8 · outbound

This paper cites LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,

Reference 29

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.984380Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.735671Z digest=sha256:41121c943a2f0dfd6308401baa6ceab5bcabafdfb7acfa33ea531a4532e219b1

Observation 74f26fca-a46a-4b9f-93c1-0745e028b1cc · outbound

This paper cites MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design,

Reference 30

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.970637Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.740793Z digest=sha256:a083edacc061c5dc0e9954509ea881890206b26d02ef914555457370fbd27357

Observation e73b1f2a-3999-4f21-ab8f-d9be802e216d · outbound

This paper cites CktGNN: Circuit Graph Neural Network for Electronic Design Automation.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models CktGNN: Circuit Graph Neural Network for Electronic Design Automation

Reference 31

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.746898Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.746898Z digest=sha256:dfa9450836aec597eec246930c0904ff2bd77870443d15fc566efbe8521d1f3e

Observation d5644706-e349-417c-a123-d48898c39bc8 · outbound

This paper cites Transformers: State-of-the-Art Natural Language Pro- cessing,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Transformers: State-of-the-Art Natural Language Pro- cessing,

Reference 32

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.958384Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.753220Z digest=sha256:a04478386804c28b9bf36a78029f7a6037011b1d9318f877794121c1a81ddc86

Observation 714ffaf5-ae73-4a24-b4cd-9d683ed9f70e · outbound

This paper cites Robertson and H.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Robertson and H

Reference 33

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.943654Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.757630Z digest=sha256:5414426b446d33b59e3bc07944ee1f05af2f76ea56e482eccb16bf4fd4f1e7fd

Observation 5782bd79-9fce-4024-bb4a-21d8099ff566 · outbound

This paper cites SkyWater Open Source PDK 130nm Process Design Kit,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models SkyWater Open Source PDK 130nm Process Design Kit,

Reference 34

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.929855Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.762673Z digest=sha256:2c12bbb93f9474baedb93400db6080315a13e387de2a4fdf072c4a59388e3b98

Pith citing papers

No inbound Pith citation observations are available.