Pith. sign in

REVIEW 2 major objections 1 minor 67 references

ARTA: Adaptive Reinforcement-Learning-Based Throttling Agent for RowHammer Vulnerabilities

T0 review · 2 major / 1 minor · reviewed 2026-06-27 · grok-4.3

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read A reinforcement learning agent inside the memory controller can detect multi-bank RowHammer patterns and throttle cores to eliminate all bitflips at activation thresholds down to 64 without DRAM modifications.

desk verdict The abstract sketches a practical RL throttler for RowHammer but gives no state definition, reward, or experiments, so the zero-bitflip and 73% perf claims can't be checked yet. read the letter →

arxiv 2606.09915 v1 pith:PEFAFUYQ submitted 2026-06-06 cs.AR cs.CR

Marco Ho (1) , Michael S. Hsiao (2) , Jeeho Ryoo (3) ((1) British Columbia Institute of Technology , (2) Virginia Tech , (3) Fairleigh Dickinson University) This is my paper · ORCID
classification cs.ARcs.CR
keywords RowHammerreinforcementlearningthrottlingDRAMmemorycontrollerQ-learningbitflipmitigationhardwaresecurity
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

The paper presents ARTA as a method to address RowHammer vulnerabilities that worsen with DRAM scaling and defeat prior defenses such as TRR and refresh mechanisms. It deploys a Q-learning frequency scaling governor that observes access behavior inside per-core per-bank FIFO queues during each refresh window and issues throttling decisions from a compact Q-table. A sympathetic reader would care because the approach requires no changes to DRAM chips and no offline training, yet claims both stronger protection and higher performance than existing mitigations. Evaluation results show complete elimination of bitflips at low activation counts together with bandwidth gains from reduced false-positive slowdowns.

What carries the argument

The per-core per-bank FIFO queue (CBF) paired with a compact Q-table that drives a Q-learning frequency scaling governor to issue real-time throttling decisions inside each t_REFW window.

What would settle it

A workload or attack trace that produces bitflips under ARTA at N_BO of 64, or that shows ARTA delivering lower performance than existing mitigations on standard benchmarks due to throttling errors.

Watch

Extended reading notes

Core claim

ARTA detects and suppresses RowHammer activity by monitoring fine-grained memory access behavior within the DRAM refresh window (t_REFW) and dynamically adjusting core throughput using a Q-learning frequency scaling governor. It requires no DRAM-side hardware modification or offline training, using small SRAM structures in the memory controller—a per-core, per-bank FIFO queue (CBF) and a compact Q-table—for immediate deployment. Evaluation shows that ARTA eliminates all bitflips at N_BO values down to 64, reduces bitflips up to 22K times at N_BO of 20, and improves performance up to 73.6% over state-of-the-art mitigation mechanisms by limiting preventive action overheads for improved memory

Load-bearing premise

Fine-grained monitoring of memory accesses inside a per-core per-bank FIFO queue plus a compact Q-table is sufficient to detect every sophisticated multi-bank hammering pattern within each t_REFW window and to issue throttling decisions that are both timely and free of excessive false-positive slowdowns.

Editorial extensions

If this is right

  • RowHammer mitigation can reach zero bitflips at activation thresholds previously considered unsafe.
  • Memory bandwidth improves because throttling is applied only when the learned policy detects genuine risk.
  • Deployment on current hardware becomes possible without waiting for new DRAM features or offline model training.
  • Adaptive policies can handle evolving multi-bank attack patterns that static threshold methods miss.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • The same online learning structure could be extended to other controller-level threats such as cache timing attacks by redefining the state and reward signals.
  • Combining the CBF-Q-table pair with existing refresh or ECC mechanisms might reduce the required aggressiveness of each individual defense.
  • If the Q-table size remains small across future DRAM densities, the approach may scale without proportional hardware growth.
Share X Bluesky LinkedIn Reddit HN

Signed reviews

No signed human review yet.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit.

Referee Report

2 major / 1 minor

Summary. The paper presents ARTA, a lightweight reinforcement-learning-based throttling mechanism for RowHammer mitigation in DRAM. It monitors fine-grained memory access behavior within each t_REFW window using a per-core per-bank FIFO queue (CBF) and a compact Q-table in the memory controller, then applies a Q-learning frequency scaling governor to suppress hammering activity. The approach requires no DRAM hardware changes or offline training. Evaluation claims include elimination of all bitflips at N_BO values down to 64, up to 22K-fold bitflip reduction at N_BO=20, and up to 73.6% performance improvement over state-of-the-art mitigation mechanisms via reduced preventive-action overhead.

Significance. If the detection and throttling claims hold under realistic multi-bank attack patterns, the work would offer a deployable, adaptive defense that improves both security and memory bandwidth without requiring DRAM modifications, addressing a growing vulnerability in scaled DRAM systems.

major comments (2)
  1. [Abstract] Abstract: the headline quantitative claims (zero bitflips at N_BO=64, 22K imes reduction at N_BO=20, 73.6% performance gain) rest on the unverified assumption that the per-core per-bank FIFO plus compact Q-table produce a state vector that distinguishes every coordinated multi-bank hammering pattern inside each t_REFW window and that the online Q-learning policy converges to timely, low-false-positive throttling decisions; no state definition, reward function, or attack-pattern coverage argument is supplied to support this.
  2. [Abstract] Abstract: the evaluation methodology, workload descriptions, attack models, raw data, and comparison baselines that would be required to substantiate the bitflip-elimination and performance numbers are absent, rendering the central empirical claims impossible to assess for soundness.
minor comments (1)
  1. [Abstract] Abstract: the acronym N_BO is introduced without definition.

Simulated Author's Rebuttal

2 responses · 0 unresolved

We thank the referee for their comments. We address each major comment below with references to the manuscript content.

read point-by-point responses

  1. Referee: [Abstract] Abstract: the headline quantitative claims (zero bitflips at N_BO=64, 22K times reduction at N_BO=20, 73.6% performance gain) rest on the unverified assumption that the per-core per-bank FIFO plus compact Q-table produce a state vector that distinguishes every coordinated multi-bank hammering pattern inside each t_REFW window and that the online Q-learning policy converges to timely, low-false-positive throttling decisions; no state definition, reward function, or attack-pattern coverage argument is supplied to support this.

    Authors: The abstract is a concise summary. The state vector is defined in Section 3.2 via the per-core per-bank CBF and compact Q-table for tracking accesses within t_REFW. The reward function appears in Section 3.3, combining bitflip avoidance with throughput. Attack-pattern coverage for coordinated multi-bank hammering and Q-learning convergence are shown via online results in Section 4.2. We can expand the abstract to reference these elements. revision: partial

  2. Referee: [Abstract] Abstract: the evaluation methodology, workload descriptions, attack models, raw data, and comparison baselines that would be required to substantiate the bitflip-elimination and performance numbers are absent, rendering the central empirical claims impossible to assess for soundness.

    Authors: These elements are present in the manuscript. Section 4 describes the evaluation methodology and metrics. Workloads include SPEC and memory-intensive applications. Attack models based on multi-bank patterns are in Section 4.1. Raw data and baselines versus TRR and other mechanisms appear in Figures 5-8 and Tables 2-4, supporting the reported reductions and 73.6% gains. revision: no

Circularity Check

0 steps flagged · score 0.0 of 10

No circularity: empirical design and evaluation with no derivation chain

full rationale

The paper describes a practical RL-based throttling mechanism (per-core per-bank FIFO + compact Q-table, online Q-learning) and reports empirical results on bitflip reduction and performance. No equations, derivations, or mathematical claims appear that could reduce to inputs by construction. The central claims rest on experimental measurements rather than any self-definitional, fitted-prediction, or self-citation load-bearing step. Standard RL components are used without renaming known results or smuggling ansatzes via citation.

Assumptions & free parameters 0 free parameters · 0 assumptions · 0 invented entities

Abstract supplies no information on free parameters, background axioms, or new postulated entities.

how reviews work

0 comments
Cite this review

Pith. "Pith review of ARTA: Adaptive Reinforcement-Learning-Based Throttling Agent for RowHammer Vulnerabilities." pith.science (2026). https://pith.science/paper/PEFAFUYQ

@misc{pith2026260609915,
  author       = {Pith},
  title        = {Pith review of: ARTA: Adaptive Reinforcement-Learning-Based Throttling Agent for RowHammer Vulnerabilities},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/PEFAFUYQ}},
  note         = {Machine review of arXiv:2606.09915}
}
read the original abstract

RowHammer vulnerability continues to intensify with DRAM scaling, reducing the activation threshold needed to induce bitflips and rendering existing defenses such as TRR, ECC, and refresh-based mechanisms vulnerable to sophisticated multi-bank hammering patterns. This work presents ARTA, a lightweight reinforcement-learning-based throttling mechanism that detects and suppresses RowHammer activity by monitoring fine-grained memory access behavior within the DRAM refresh window (t_REFW) and dynamically adjusting core throughput using a Q-learning frequency scaling governor. ARTA requires no DRAM-side hardware modification or offline training, using small SRAM structures in the memory controller -- a per-core, per-bank FIFO queue (CBF) and a compact Q-table -- for immediate deployment. Our evaluation shows that ARTA eliminates all bitflips at N_BO values down to 64, reduces bitflips up to 22K times at N_BO of 20, and improves performance up to 73.6% over state-of-the-art mitigation mechanisms by limiting preventive action overheads for improved memory bandwidth throughput. These results demonstrate that adaptive RL-based throttling provides robust, scalable, and high-performance RowHammer mitigation for emerging DRAM systems.

Figures

Figures reproduced from arXiv: 2606.09915 by the authors.

Figure 1
Figure 1. Overview of ABO timing in PRAC. activated aggressor rows and proactively refreshes their neigh￾boring victim rows to prevent bit flips. Prior works have proposed read disturbance mitigation mechanisms to prevent bitflips from RowHammer attacks [1], [6]–[8], [17]–[21], [23], [31], [32]. Consequently, memory controller-based solutions complement TRR by extending the tracking and mitigation capabilities beyond what is … view at source ↗
Figure 2
Figure 2. Overview of 32-sided Multi-Bank RowHammer Attack. [PITH_FULL_IMAGE:figures/full_fig_p003_2.png] view at source ↗
Figure 4
Figure 4. PRAC’s effect on ABOs, preventive actions, and RFM [PITH_FULL_IMAGE:figures/full_fig_p004_4.png] view at source ↗
Figures from the paper (9 more)
Figure 5
Figure 5. Figure 5: Bitflips from 56 benign workloads in (a) PRAC across NBO (left) and (b) in PRAC and Chronus at NBO = 128 (right). We evaluate the security implications of PRAC and Chronus as NBO decreases from 1024 to 128 [PITH_FULL_IMAGE:figures/full_fig_p004_5.png]
Figure 6
Figure 6. Figure 6: Overview of DRAM architecture with ARTA. ARTA [PITH_FULL_IMAGE:figures/full_fig_p005_6.png]
Figure 8
Figure 8. Figure 8: Distribution of the sum of absolute second-order dif [PITH_FULL_IMAGE:figures/full_fig_p006_8.png]
Figure 9
Figure 9. Figure 9: Rewards distribution of selected actions in given states. Githt ttthil i ∗ (ˆ) i [PITH_FULL_IMAGE:figures/full_fig_p007_9.png]
Figure 10
Figure 10. Figure 10: (a) Normalized performance (top) and (b) total ABO per [PITH_FULL_IMAGE:figures/full_fig_p008_10.png]
Figure 11
Figure 11. Figure 11: Per-MPKI speedup across 56 workloads by NBO. B. ABO Frequency Fig. 10b shows the ABO rate per tREFI at NBO = 64. In all workloads, ARTA reduces ABO rates to near-zero (<0.001), a 5400× improvement over BreakHammer and Chronus (av￾erage 16.8%, max 49.0%). ARTA achieves…
Figure 14
Figure 14. Figure 14: Total bit flips from 32-sided Multi-Bank Hammering. [PITH_FULL_IMAGE:figures/full_fig_p009_14.png]
Figure 13
Figure 13. Figure 13: Per-MPKI energy consumption across 56 workloads by NBO. D. Energy [PITH_FULL_IMAGE:figures/full_fig_p009_13.png]
Figure 15
Figure 15. Figure 15: Speedup of ARTA (a) with PRAC at NBO = 64 (left) and (b) by itself (right) across 56 multi-bank attack workloads. tREFI constraints imposed by periodic refresh scheduling, al￾lowing hammering-induced disturbances to accumulate. Third, in high-MPKI workloads, BreakHamm…

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

67 extracted references · 1 canonical work pages

  1. [1]

    Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors,

    Y . Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, “Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors,”ACM SIGARCH Computer Architecture News, vol. 42, no. 3, pp. 361–372, 2014

    2014

  2. [2]

    Revisiting RowHammer: An Experimental Analysis of Mod- ern DRAM Devices and Mitigation Techniques,

    J. S. Kim, M. Patel, A. G. Ya ˘glıkc ¸ı, H. Hassan, R. Azizi, L. Orosa, and O. Mutlu, “Revisiting RowHammer: An Experimental Analysis of Mod- ern DRAM Devices and Mitigation Techniques,” in2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2020, pp. 638–651

    2020

  3. [3]

    Rowhammer Attacks in Dynamic Random-Access Memory and Defense Methods,

    D. Kim, H. Park, I. Yeo, Y . K. Lee, Y . Kim, H.-M. Lee, and K.-W. Kwon, “Rowhammer Attacks in Dynamic Random-Access Memory and Defense Methods,”Sensors, vol. 24, no. 2, 2024

    2024

  4. [4]

    Understanding the security benefits and overheads of emerging industry solutions to dram read disturbance,

    O. Canpolat, A. G. Ya ˘glıkc ¸ı, G. F. Oliveira, A. Olgun, O. Ergin, and O. Mutlu, “Understanding the security benefits and overheads of emerging industry solutions to dram read disturbance,”arXiv preprint arXiv:2406.19094, 2024

    work page arXiv 2024

  5. [5]

    Phoenix: Rowhammer attacks on ddr5 with self-correcting synchro- nization,

    M. Marazzi, K. Razavi, S. Qazi, D. Meyer, D. Moghimi, and P. Jattke, “Phoenix: Rowhammer attacks on ddr5 with self-correcting synchro- nization,” inIEEE Security & Privacy (S&P), 2026

    2026

  6. [6]

    QPRAC: Towards Secure and Practical PRAC-based Rowhammer Mitigation using Priority Queues,

    J. Woo, S. C. Lin, P. J. Nair, A. Jaleel, and G. Saileshwar, “QPRAC: Towards Secure and Practical PRAC-based Rowhammer Mitigation using Priority Queues,” in2025 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2025, pp. 1021– 1037

    2025

  7. [7]

    Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Distur- bance,

    O. Canpolat, A. G. Ya ˘glıkc ¸ı, G. F. Oliveira, A. Olgun, N. Bostancı, I. E. Yuksel, H. Luo, O. Ergin, and O. Mutlu, “Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Distur- bance,” in2025 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2025, pp. 887–905

    2025

  8. [8]

    MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters,

    M. Qureshi and S. Qazi, “MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters,” inProceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1, 2025, pp. 698–714

    2025

Show all 67 references
  1. [9]

    Rowpress: Amplifying read disturbance in modern dram chips,

    H. Luo, A. Olgun, A. G. Ya ˘glıkc ¸ı, Y . C. Tu˘grul, S. Rhyner, M. B. Cavlak, J. Lindegger, M. Sadrosadati, and O. Mutlu, “Rowpress: Amplifying read disturbance in modern dram chips,” inProceedings of the 50th Annual International Symposium on Computer Architecture, 2023, pp. 1–18

    2023

  2. [10]

    Rowhammer for spin torque based memory: Problem or not?

    S. Agarwal, H. Dixit, D. Datta, M. Tran, D. Houssameddine, D. Shum, and F. Benistant, “Rowhammer for spin torque based memory: Problem or not?” in2018 IEEE International Magnetics Conference (INTER- MAG), 2018, pp. 1–1

    2018

  3. [11]

    Analysis of row hammer attack on sttram,

    M. N. I. Khan and S. Ghosh, “Analysis of row hammer attack on sttram,” in2018 IEEE 36th International Conference on Computer Design (ICCD), 2018, pp. 75–82

    2018

  4. [12]

    Write disturb analyses on half-selected cells of cross-point rram arrays,

    H. Li, H.-Y . Chen, Z. Chen, B. Chen, R. Liu, G. Qiu, P. Huang, F. Zhang, Z. Jiang, B. Gao, L. Liu, X. Liu, S. Yu, H.-S. P. Wong, and J. Kang, “Write disturb analyses on half-selected cells of cross-point rram arrays,” in2014 IEEE International Reliability Physics Symposium, 2...

    2014

  5. [13]

    Write disturb in ferroelectric fets and its implication for 1t-fefet and memory arrays,

    K. Ni, X. Li, J. A. Smith, M. Jerry, and S. Datta, “Write disturb in ferroelectric fets and its implication for 1t-fefet and memory arrays,” IEEE Electron Device Letters, vol. 39, no. 11, pp. 1656–1659, 2018

    2018

  6. [14]

    The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser,

    O. Mutlu, “The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser,” inDesign, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE, 2017, pp. 1116–1121

    2017

  7. [15]

    Rowhammer: A Retrospective,

    O. Mutlu and J. S. Kim, “Rowhammer: A Retrospective,”IEEE Trans- actions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 8, pp. 1555–1571, 2020

    2020

  8. [16]

    BLACKSMITH: Scalable Rowhammering in the Frequency Domain,

    P. Jattke, V . Van Der Veen, P. Frigo, S. Gunter, and K. Razavi, “BLACKSMITH: Scalable Rowhammering in the Frequency Domain,” in2022 IEEE Symposium on Security and Privacy (SP). IEEE, 2022, pp. 716–734

    2022

  9. [17]

    ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation,

    A. Olgun, Y . C. Tugrul, N. Bostanci, I. E. Yuksel, H. Luo, S. Rhyner, A. G. Yaglikci, G. F. Oliveira, and O. Mutlu, “ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation,” in33rd USENIX Security Symposium (USENIX Security 24), 2024, pp. 1579–1596

    2024

  10. [18]

    ZenHammer: Rowhammer Attacks on AMD Zen-based Platforms,

    P. Jattke, M. Wipfli, F. Solt, M. Marazzi, M. B ¨olcskei, and K. Razavi, “ZenHammer: Rowhammer Attacks on AMD Zen-based Platforms,” in 33rd USENIX Security Symposium (USENIX Security 24), 2024, pp. 1615–1633

    2024

  11. [19]

    Graphene: Strong yet Lightweight Row Hammer Protection,

    Y . Park, W. Kwon, E. Lee, T. J. Ham, J. H. Ahn, and J. W. Lee, “Graphene: Strong yet Lightweight Row Hammer Protection,” in2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2020, pp. 1–13

    2020

  12. [20]

    Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking,

    M. Qureshi, A. Rohan, G. Saileshwar, and P. J. Nair, “Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking,” inProceedings of the 49th Annual International Symposium on Computer Architecture, 2022, pp. 699–710

    2022

  13. [21]

    REGA: Scalable Rowhammer Mitigation with Refresh-Generating Activations,

    M. Marazzi, F. Solt, P. Jattke, K. Takashi, and K. Razavi, “REGA: Scalable Rowhammer Mitigation with Refresh-Generating Activations,” in2023 IEEE Symposium on Security and Privacy (SP). IEEE, 2023, pp. 1684–1701

    2023

  14. [22]

    Fundamentally Understanding and Solving RowHammer,

    O. Mutlu, A. Olgun, and A. G. Ya ˘glıkcı, “Fundamentally Understanding and Solving RowHammer,” inProceedings of the 28th Asia and South Pacific Design Automation Conference, 2023, pp. 461–468

    2023

  15. [23]

    CoMeT: Count-Min- Sketch-based Row Tracking to Mitigate RowHammer at Low Cost,

    F. N. Bostanci, I. E. Y ¨uksel, A. Olgun, K. Kanellopoulos, Y . C. Tu˘grul, A. G. Ya ˘glic ¸i, M. Sadrosadati, and O. Mutlu, “CoMeT: Count-Min- Sketch-based Row Tracking to Mitigate RowHammer at Low Cost,” in 2024 IEEE International Symposium on High-Performance Computer Archi...

    2024

  16. [24]

    CAn’t touch this: Software-only mitigation against rowhammer attacks targeting kernel memory,

    F. Brasser, L. Davi, D. Gens, C. Liebchen, and A.-R. Sadeghi, “CAn’t touch this: Software-only mitigation against rowhammer attacks targeting kernel memory,” in26th USENIX Security Symposium (USENIX Security 17). Vancouver, BC: USENIX Association, Aug. 2017, pp. 117–130. [Onli...

    2017

  17. [25]

    Dram row-hammer attack reduc- tion using dummy cells,

    H. Gomez, A. Amaya, and E. Roa, “Dram row-hammer attack reduc- tion using dummy cells,” in2016 IEEE Nordic Circuits and Systems Conference (NORCAS), 2016, pp. 1–4

    2016

  18. [26]

    {TRRespass}: Exploiting the many sides of target row refresh,

    P. Frigo, E. Vannacc, H. Hassan, V . Van Der Veen, O. Mutlu, C. Giuf- frida, H. Bos, and K. Razavi, “{TRRespass}: Exploiting the many sides of target row refresh,” in2020 IEEE Symposium on Security and Privacy (SP). IEEE, 2020, pp. 747–762

    2020

  19. [27]

    Safeguard: Reducing the security risk from row-hammer via low-cost integrity pro- tection,

    A. Fakhrzadehgan, Y . N. Patt, P. J. Nair, and M. K. Qureshi, “Safeguard: Reducing the security risk from row-hammer via low-cost integrity pro- tection,” in2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 2022, pp. 373–386

    2022

  20. [28]

    Csi:rowhammer – cryptographic security and integrity against rowhammer,

    J. Juffinger, L. Lamster, A. Kogler, M. Eichlseder, M. Lipp, and D. Gruss, “Csi:rowhammer – cryptographic security and integrity against rowhammer,” in2023 IEEE Symposium on Security and Privacy (SP). IEEE, 2023, pp. 1702–1718

    2023

  21. [29]

    Pt-guard: Integrity-protected page tables to defend against breakthrough rowhammer attacks,

    A. Saxena, G. Saileshwar, J. Juffinger, A. Kogler, D. Gruss, and M. Qureshi, “Pt-guard: Integrity-protected page tables to defend against breakthrough rowhammer attacks,” in2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). IEEE, 2023...

    2023

  22. [30]

    How to kill the second bird with one ecc: The pursuit of row hammer resilient dram,

    M. J. Kim, M. Wi, J. Park, S. Ko, J. Choi, H. Nam, N. S. Kim, J. H. Ahn, and E. Lee, “How to kill the second bird with one ecc: The pursuit of row hammer resilient dram,” inProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, 2023, pp. 986–1001

    2023

  23. [31]

    Panopticon: A Complete In-DRAM Rowhammer Mitigation,

    T. Bennett, S. Saroiu, A. Wolman, and L. Cojocar, “Panopticon: A Complete In-DRAM Rowhammer Mitigation,” inWorkshop on DRAM Security (DRAMSec), vol. 22, 2021

    2021

  24. [32]

    BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads,

    O. Canpolat, A. G. Ya ˘glıkc ¸ı, A. Olgun, I. E. Yuksel, Y . C. Tu ˘grul, K. Kanellopoulos, O. Ergin, and O. Mutlu, “BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads,” in 2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO...

    2024

  25. [33]

    Aqua: Scalable rowhammer mitigation by quarantining aggressor rows at runtime,

    A. Saxena, G. Saileshwar, P. J. Nair, and M. Qureshi, “Aqua: Scalable rowhammer mitigation by quarantining aggressor rows at runtime,” in 2022 55th IEEE/ACM International Symposium on Microarchitecture (Micro). IEEE, 2022, pp. 108–123

    2022

  26. [34]

    Pride: Achiev- ing secure rowhammer mitigation with low-cost in-dram trackers,

    A. Jaleel, G. Saileshwar, S. W. Keckler, and M. Qureshi, “Pride: Achiev- ing secure rowhammer mitigation with low-cost in-dram trackers,” in 2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA). IEEE, 2024, pp. 1157–1172

    2024

  27. [35]

    Mint: Securely mitigating rowham- mer with a minimalist in-dram tracker,

    M. Qureshi, S. Qazi, and A. Jaleel, “Mint: Securely mitigating rowham- mer with a minimalist in-dram tracker,” in2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2024, pp. 899–914

    2024

  28. [36]

    Dream: Enabling low-overhead rowhammer mitigation via directed refresh management,

    H. Taneja and M. Qureshi, “Dream: Enabling low-overhead rowhammer mitigation via directed refresh management,” inProceedings of the 52nd Annual International Symposium on Computer Architecture, 2025, pp. 776–792

    2025

  29. [37]

    {SoftTRR}: Protect page tables against rowhammer attacks using software-only target row refresh,

    Z. Zhang, Y . Cheng, M. Wang, W. He, W. Wang, S. Nepal, Y . Gao, K. Li, Z. Wang, and C. Wu, “{SoftTRR}: Protect page tables against rowhammer attacks using software-only target row refresh,” in2022 USENIX Annual Technical Conference (USENIX ATC 22), 2022, pp. 399–414

    2022

  30. [38]

    {GuardION}: Practical mitigation of dma-based rowhammer attacks on arm,

    V . Van der Veen, M. Lindorfer, Y . Fratantonio, H. Padmanabha Pillai, G. Vigna, C. Kruegel, H. Bos, and K. Razavi, “{GuardION}: Practical mitigation of dma-based rowhammer attacks on arm,” inInternational Conference on Detection of Intrusions and Malware, and Vulnerability As...

    2018

  31. [39]

    {ZebRAM}: Comprehensive and compatible software protection against rowhammer attacks,

    R. K. Konoth, M. Oliverio, A. Tatar, D. Andriesse, H. Bos, C. Giuffrida, and K. Razavi, “{ZebRAM}: Comprehensive and compatible software protection against rowhammer attacks,” in13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), 2018, pp. 697–710

    2018

  32. [40]

    Anvil: Software-based protection against next-generation rowhammer attacks,

    Z. B. Aweke, S. F. Yitbarek, R. Qiao, R. Das, M. Hicks, Y . Oren, and T. Austin, “Anvil: Software-based protection against next-generation rowhammer attacks,”ACM SIGPLAN Notices, vol. 51, no. 4, pp. 743– 755, 2016

    2016

  33. [41]

    Rip- rh: Preventing rowhammer-based inter-process attacks,

    C. Bock, F. Brasser, D. Gens, C. Liebchen, and A.-R. Sadeghi, “Rip- rh: Preventing rowhammer-based inter-process attacks,” inProceedings of the 2019 ACM Asia Conference on Computer and Communications Security, 2019, pp. 561–572

    2019

  34. [42]

    Rowhammer.js: A remote software-induced fault attack in javascript,

    D. Gruss, C. Maurice, and S. Mangard, “Rowhammer.js: A remote software-induced fault attack in javascript,” inInternational conference on detection of intrusions and malware, and vulnerability assessment. Springer, 2016, pp. 300–321

    2016

  35. [43]

    Exploiting correcting codes: On the effectiveness of ecc memory against rowhammer attacks,

    L. Cojocar, K. Razavi, C. Giuffrida, and H. Bos, “Exploiting correcting codes: On the effectiveness of ecc memory against rowhammer attacks,” in2019 IEEE Symposium on Security and Privacy (SP). IEEE, 2019, pp. 55–71

    2019

  36. [44]

    Memory band-aid: A principled rowhammer defense-in-depth,

    C. Fiedler, J. Juffinger, S. R. Neela, M. Heckel, H. Weissteiner, A. G. Ya˘glıkc ¸ı, F. Adamsky, and D. Gruss, “Memory band-aid: A principled rowhammer defense-in-depth,” inNDSS 2026, 2026

    2026

  37. [45]

    Ai-driven approaches for optimizing power consumption: a comprehensive survey,

    P. Biswas, A. Rashid, A. Biswas, M. A. A. Nasim, S. Chakraborty, K. D. Gupta, and R. George, “Ai-driven approaches for optimizing power consumption: a comprehensive survey,”Discover Artificial Intelligence, vol. 4, no. 1, 2024

    2024

  38. [46]

    Reinforcement learning-based dynamic voltage and frequency scaling for energy-efficient computing,

    P. Panda, A. Tripathy, and K. C. Bhuyan, “Reinforcement learning-based dynamic voltage and frequency scaling for energy-efficient computing,” in2024 Third International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE). IEEE, 2024, pp. 1–6

    2024

  39. [47]

    Adaptive ai techniques for mitigating rowhammer attacks in cloud computing environments,

    S. S. Ojha, C. Moharir, and A. Choudhury, “Adaptive ai techniques for mitigating rowhammer attacks in cloud computing environments,” International Journal of Innovative Research in Engineering and Man- agement (IJIREM), vol. 12, no. 2, pp. 16–21, 2025

    2025

  40. [48]

    R. S. Sutton and A. G. Barto,Reinforcement learning: An introduction. MIT Press Cambridge, 1998, vol. 1, no. 1

    1998

  41. [49]

    Advanced configuration and power interface - an overview,

    ScienceDirect, “Advanced configuration and power interface - an overview,” https://www.sciencedirect.com/topics/computer-science/ advanced-configuration-and-power-interface, Elsevier, 2021, accessed: 2025-10-04

    2021

  42. [50]

    Pmu-events-driven dvfs techniques for improving energy efficiency of modern processors,

    R. Hebbar and A. Milenkovi ´c, “Pmu-events-driven dvfs techniques for improving energy efficiency of modern processors,”ACM Transactions on Modeling and Performance Evaluation of Computing Systems, vol. 7, no. 1, pp. 1–31, 2022

    2022

  43. [51]

    Jacob, S

    B. Jacob, S. Ng, and D. Wang,Memory Systems: Cache, DRAM, Disk. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2008

    2008

  44. [52]

    JESD79-4C: DDR4 SDRAM Standard,

    JEDEC, “JESD79-4C: DDR4 SDRAM Standard,” 2020

    2020

  45. [53]

    JESD79-3: DDR3 SDRAM Standard,

    ——, “JESD79-3: DDR3 SDRAM Standard,” 2012

    2012

  46. [54]

    SDRAM, 4Gb: x4, x8, x16 DDR4 SDRAM Features,

    Micron Inc., “SDRAM, 4Gb: x4, x8, x16 DDR4 SDRAM Features,” 2014

    2014

  47. [55]

    JESD209-4B: Low Power Double Data Rate 4 (LPDDR4) Standard,

    JEDEC, “JESD209-4B: Low Power Double Data Rate 4 (LPDDR4) Standard,” 2017

    2017

  48. [56]

    JESD79-5: DDR5 SDRAM Standard,

    ——, “JESD79-5: DDR5 SDRAM Standard,” 2020

    2020

  49. [57]

    JESD209-5A: LPDDR5 SDRAM Standard,

    ——, “JESD209-5A: LPDDR5 SDRAM Standard,” 2020

    2020

  50. [58]

    Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance,

    A. Olgun, F. N. Bostancı, ˙I. E. Y ¨uksel, O. Canpolat, H. Luo, G. F. Oliveira, A. G. Ya ˘glıkc ¸ı, M. Patel, and O. Mutlu, “Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance,” in2025 IEEE International Symposium on High Perform...

    2025

  51. [59]

    {SledgeHammer}: Amplifying rowham- mer via bank-level parallelism,

    I. Kang, W. Wang, J. Kim, S. van Schaik, Y . Tobah, D. Genkin, A. Kwong, and Y . Yarom, “{SledgeHammer}: Amplifying rowham- mer via bank-level parallelism,” in33rd USENIX Security Symposium (USENIX Security 24), 2024, pp. 1597–1614

    2024

  52. [60]

    Dapper: A performance-attack-resilient tracker for rowhammer defense,

    J. Woo and P. J. Nair, “Dapper: A performance-attack-resilient tracker for rowhammer defense,” in2025 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2025, pp. 1005–1020

    2025

  53. [61]

    JESD79-5C: DDR5 SDRAM Standard,

    JEDEC, “JESD79-5C: DDR5 SDRAM Standard,” 2024

    2024

  54. [62]

    {Half-Double}: Hammering from the next row over,

    A. Kogler, J. Juffinger, S. Qazi, Y . Kim, M. Lipp, N. Boichat, E. Shiu, M. Nissler, and D. Gruss, “{Half-Double}: Hammering from the next row over,” in31st USENIX Security Symposium (USENIX Security 22), 2022, pp. 3807–3824

    2022

  55. [63]

    {BLASTER}: Char- acterizing the blast radius of rowhammer,

    Z. Lang, P. Jattke, M. Marazzi, and K. Razavi, “{BLASTER}: Char- acterizing the blast radius of rowhammer,” in3rd Workshop on DRAM Security (DRAMSec) co-located with ISCA 2023. ETH Zurich, 2023

    2023

  56. [64]

    Ramulator 2.0: A modern, modular, and extensible dram simulator,

    H. Luo, Y . C. Tu ˘grul, F. N. Bostancı, A. Olgun, A. G. Ya ˘glıkc ¸ı, and O. Mutlu, “Ramulator 2.0: A modern, modular, and extensible dram simulator,”IEEE Computer Architecture Letters, vol. 23, no. 1, pp. 112– 116, 2024

    2024

  57. [65]

    System-level performance metrics for multiprogram workloads,

    S. Eyerman and L. Eeckhout, “System-level performance metrics for multiprogram workloads,”IEEE micro, vol. 28, no. 3, pp. 42–53, 2008

    2008

  58. [66]

    Block- hammer: Preventing rowhammer at low cost by blacklisting rapidly- accessed dram rows,

    A. G. Ya ˘glikc ¸i, M. Patel, J. S. Kim, R. Azizi, A. Olgun, L. Orosa, H. Hassan, J. Park, K. Kanellopoulos, T. Shahroodiet al., “Block- hammer: Preventing rowhammer at low cost by blacklisting rapidly- accessed dram rows,” in2021 IEEE International Symposium on High- Performa...

    2021

  59. [67]

    Machine learning- based rowhammer mitigation,

    B. K. Joardar, T. K. Bletsch, and K. Chakrabarty, “Machine learning- based rowhammer mitigation,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 5, pp. 1393–1405, 2023

    2023

Pith tools

Reviewed June 27, 2026 · model on record in the stance chip above.