Pith. sign in

REVIEW 7 cited by

High-fidelity and Fault-tolerant Teleportation of a Logical Qubit using Transversal Gates and Lattice Surgery on a Trapped-ion Quantum Computer

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2404.16728 v1 pith:TWQI7WLA submitted 2024-04-25 quant-ph

classification quant-ph
keywords quantumteleportationcircuitlogicalcodecorrectionerrorfault-tolerant
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

Quantum state teleportation is commonly used in designs for large-scale fault-tolerant quantum computers. Using Quantinuum's H2 trapped-ion quantum processor, we implement the first demonstration of a fault-tolerant state teleportation circuit for a quantum error correction code - in particular, the planar topological [[7,1,3]] color code, or Steane code. The circuits use up to 30 trapped ions at the physical layer qubits and employ real-time quantum error correction - decoding mid-circuit measurement of syndromes and implementing corrections during the protocol. We conduct experiments on several variations of logical teleportation circuits using both transversal gates and lattice surgery protocols. Among the many measurements we report on, we measure the logical process fidelity of the transversal teleportation circuit to be 0.975(2) and the logical process fidelity of the lattice surgery teleportation circuit to be 0.851(9). Additionally, we run a teleportation circuit that is equivalent to Knill-style quantum error correction and measure the process fidelity to be 0.989(2).

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 7 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. The Pangaea Architecture: Fault-Tolerant Heterogeneous Topological Codes via a Quantum Bus

    quant-ph 2026-08 conditional novelty 7.0 of 10

    A quantum bus connects many logical qubits through a gauge-code strip, with a claimed factor O(d) reduction in qubit overhead for long-range logical interactions.

  2. Moveless: Minimizing Overhead on QCCDs via Versatile Execution and Low Excess Shuttling

    quant-ph 2025-08 conditional novelty 7.0 of 10

    Moveless compiles stabilizer-code syndrome extraction for QCCD trapped ions with ancilla-only shuttling, dynamic stabilizer reordering, and ancilla reuse, achieving up to 5.24x lower latency and up to two orders of ma...

  3. Robust analog quantum simulators by quantum error-detecting codes

    quant-ph 2024-12 conditional novelty 7.0 of 10

    A 2-local commuting penalty Hamiltonian can stabilize a distance-2 quantum error-detecting code in an excited subspace, enabling scalable error-resilient analog simulation of many-body spin models.

  4. Designing Fault-Tolerant Blind Quantum Computation

    quant-ph 2025-05 conditional novelty 6.0 of 10

    A hybrid matter-photon architecture for blind quantum computing offloads error correction to the server and is claimed to raise the communication error threshold to up to 10% with linear photonic overhead.

  5. Estimating decoding graphs and hypergraphs of memory QEC experiments

    quant-ph 2025-04 conditional novelty 6.0 of 10

    Syndrome statistics alone can reconstruct the detector error models of repetition, surface, and color code memories, including hyperedge probabilities, assuming independent Pauli noise with known error-event structure.

  6. Quantum teleportation of cat states with binary-outcome measurements

    quant-ph 2024-12 conditional novelty 6.0 of 10

    A teleportation protocol for cat-state encoded qubits using only beam splitters and binary-outcome parity/dispersive measurements achieves near-perfect fidelity with repeated measurements.

  7. Controller-decoder system requirements derived by implementing Shor's algorithm with surface code

    quant-ph 2024-11 conditional novelty 5.0 of 10

    Running a non-Clifford surface-code circuit requires controller-decoder latency of tens of microseconds and parallel decoding tasks; a 1000-qubit, 0.1%-error processor could factor 21 with over 90% logical fidelity.

Pith tools