Pith. sign in

Paper Citation Record · LEDGER

TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

As of 22 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 17 inbound Pith citation observations for arXiv:2304.01433.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2304.01433 v3

Coverage vector

measured 0 of 0 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links

measured 17 of 17 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-21T06:32:19.484+00:00

measured 17 of 17 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links, observed 2026-08-11T12:50:18.726693Z

measured 1 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: arxiv_reference, observed 2026-08-05T02:28:24.338817Z

Reference resolution

0 of 0 outbound references displayed

  • verified exact0
  • verified fuzzy0
  • unresolved0
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

19
arxiv_reference, observed 2026-08-05T02:28:24.338817Z

Outbound references

No outbound reference observations are available for this paper version.

Pith citing papers

Observation c53e8b4c-ee26-4ff3-a35a-0b13bba3ebe3 · inbound

Simple synthetic data reduces sycophancy in large language models cites this paper.

Simple synthetic data reduces sycophancy in large language models TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 16

Resolution
verified exact
arxiv_id, observed 2026-05-16T14:48:08.586330Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=arxiv_source observed=2026-05-16T14:48:08.508109Z digest=sha256:02a97a55c35d544b98e12056eae5643acf455baadfea3d4767522653bb1335ff

Observation a16945a8-577c-4922-b8c1-596b829c3907 · inbound

Fast Link Recovery via PTP-synchronized Nanosecond Optical Switching cites this paper.

Fast Link Recovery via PTP-synchronized Nanosecond Optical Switching TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-11T12:50:18.726693Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-11T12:50:18.726693Z digest=sha256:ecdfdc7428df82b37b3f02072cf00ec6fda80bacef915eafcec5e2b9a6a2542b

Observation b4d97b64-c960-48b9-95e1-91207dbc4d7c · inbound

Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures cites this paper.

Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 18

Resolution
unresolved
no resolver link, observed 2026-08-10T19:57:25.601529Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-10T19:57:25.601529Z digest=sha256:c34d215ed0e49748fb3a6f586d9ab125ec694cd6007cfadebd957f7a56af25fe

Observation e6094c77-dd6b-43ed-a892-7f5ea054b57a · inbound

Towards Resource-Efficient Compound AI Systems cites this paper.

Towards Resource-Efficient Compound AI Systems TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 22

Resolution
unresolved
no resolver link, observed 2026-08-10T11:52:26.836295Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-10T11:52:26.836295Z digest=sha256:fc189b8b2b697876019e1340e64b301dabbcecd6e30c8fd781d34bec811592b0

Observation a383b0ba-cb36-47ff-a4f3-5a3c501ef85f · inbound

Machine Learning Fleet Efficiency: Analyzing and Optimizing Large-Scale Google TPU Systems with ML Productivity Goodput cites this paper.

Machine Learning Fleet Efficiency: Analyzing and Optimizing Large-Scale Google TPU Systems with ML Productivity Goodput TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-08T14:14:35.272822Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-08T14:14:35.272822Z digest=sha256:486824db6bef1fd8af144dd9b33c1c416da3a9bd8359b92a3ffb50121ca42a9d

Observation 233239b0-c324-4270-a095-67d6cd36adee · inbound

KernelBench: Can LLMs Write Efficient GPU Kernels? cites this paper.

KernelBench: Can LLMs Write Efficient GPU Kernels? TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 14

Resolution
verified exact
arxiv_id, observed 2026-05-15T16:55:02.050250Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=pdf_text observed=2026-05-15T16:55:01.976356Z digest=sha256:3a972edf122a4b1ba698d9345efac28ec21886684d411bd692ab222130ac42a4

Observation e650dc4b-5ccd-450d-b1e4-5dd5ffbcb918 · inbound

TriADA: Massively Parallel Trilinear Matrix-by-Tensor Multiply-Add Algorithm and Device Architecture for the Acceleration of 3D Discrete Transformations cites this paper.

TriADA: Massively Parallel Trilinear Matrix-by-Tensor Multiply-Add Algorithm and Device Architecture for the Acceleration of 3D Discrete Transformations TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-06T22:04:35.821507Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-06T22:04:35.821507Z digest=sha256:9da7bf545388215f7c77069d9a108e0f8e61026b48b5ecfc952464f2f1a967c9

Observation 939fca8f-dfa5-4624-abb4-4cceb77a0d69 · inbound

A Survey on Efficiency Optimization Techniques for DNN-based Video Analytics: Process Systems, Algorithms, and Applications cites this paper.

A Survey on Efficiency Optimization Techniques for DNN-based Video Analytics: Process Systems, Algorithms, and Applications TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 139

Resolution
unresolved
no resolver link, observed 2026-08-06T15:30:19.998603Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-06T15:30:19.998603Z digest=sha256:14dd3a718f48650340f7164e7c438557d6da74b4095352e9efb3530cc1dbb37d

Observation 8fee8b54-0805-46a9-9005-d92ed78fc734 · inbound

Toward Lifelong-Sustainable Electronic-Photonic AI Systems via Extreme Efficiency, Reconfigurability, and Robustness cites this paper.

Toward Lifelong-Sustainable Electronic-Photonic AI Systems via Extreme Efficiency, Reconfigurability, and Robustness TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 16

Resolution
unresolved
no resolver link, observed 2026-08-04T22:22:06.777578Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-04T22:22:06.777578Z digest=sha256:dc39d6ab19162e415f11d11313581ba4342543a5fee5f06a9c7a01ffc48f62d8

Observation 70b5ce84-1ed2-4cbe-848d-d755e6ed40cf · inbound

SindBERT, the Sailor: Charting the Seas of Turkish NLP cites this paper.

SindBERT, the Sailor: Charting the Seas of Turkish NLP TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 16

Resolution
unresolved
no resolver link, observed 2026-08-04T08:22:13.822491Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=arxiv_source observed=2026-08-04T08:22:13.822491Z digest=sha256:5d68f1255eef9128781dcfdb44fa1453e2f345f890e3d5136ffc8741a4f839de

Observation 61bc710d-ccf1-466e-990c-ce34151969b5 · inbound

HalleluBERT: Let Every Token That Has Meaning Bear Its Weight cites this paper.

HalleluBERT: Let Every Token That Has Meaning Bear Its Weight TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 11

Resolution
unresolved
no resolver link, observed 2026-08-04T08:21:42.767563Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=arxiv_source observed=2026-08-04T08:21:42.767563Z digest=sha256:cb741a253e670289384a349801be9d7bf4854ceef323bb2ac4244c56ecb871e7

Observation 372eead8-4bb8-4b78-9ea8-f9ea692621ce · inbound

A Switch-Centric In-Network Architecture for Accelerating LLM Inference in Shared-Memory Network cites this paper.

A Switch-Centric In-Network Architecture for Accelerating LLM Inference in Shared-Memory Network TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 33

Resolution
verified exact
arxiv_id, observed 2026-05-14T01:58:36.943474Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=pdf_text observed=2026-05-14T01:54:00.951348Z digest=sha256:7a18de6550b627b6dc9db5d27b29e9f7c6141f32c29c397ef869a6b7de40c443

Observation fed2d7af-fe88-47d0-90d5-ecca2046fc86 · inbound

Latent Instruction Representation Alignment: defending against jailbreaks, backdoors and undesired knowledge in LLMs cites this paper.

Latent Instruction Representation Alignment: defending against jailbreaks, backdoors and undesired knowledge in LLMs TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 22

Resolution
verified exact
arxiv_id, observed 2026-05-11T08:21:00.048821Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=arxiv_source observed=2026-05-10T16:41:52.440793Z digest=sha256:f8286b2eeb73e74daa330a437715da98c32a9a2e381ea3ac608cab0d3b153d79

Observation a784dd5e-578c-439e-b7d6-0250a8c7ee18 · inbound

Enabling AI ASICs for Zero Knowledge Proof cites this paper.

Enabling AI ASICs for Zero Knowledge Proof TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 22

Resolution
verified exact
arxiv_id, observed 2026-05-11T11:56:31.862935Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=pdf_text observed=2026-05-10T04:23:40.022306Z digest=sha256:a8502197ba4a6489f8e753b81cea630c1ef1598aa3b85007785910e3b15dcd44

Observation 5c239ef0-fd85-4704-bb96-0e506fa8bc19 · inbound

Mass Matrix Assembly on Tensor Cores for Implicit Particle-In-Cell Methods cites this paper.

Mass Matrix Assembly on Tensor Cores for Implicit Particle-In-Cell Methods TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 4

Resolution
verified exact
arxiv_id, observed 2026-05-10T01:51:00.282493Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=pdf_text observed=2026-05-10T01:48:28.819072Z digest=sha256:f57b7b0d1c9ce2ca1845fea674e634eb9b0057c405915dc026163c2be736c431

Observation 4deb1d31-be1e-4db7-9f84-b28be29f7590 · inbound

PortBERT: Navigating the Depths of Portuguese Language Models cites this paper.

PortBERT: Navigating the Depths of Portuguese Language Models TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 87

Resolution
verified exact
arxiv_id, observed 2026-06-28T14:52:18.768211Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=arxiv_source observed=2026-06-28T14:43:28.401687Z digest=sha256:84ca181e3eb41ecc7da15420752b317ff1af2114de090b22c95d7267724b8493

Observation a7b4dcea-b357-44ab-b5ff-abdad9fe2070 · inbound

AoiZora: Topology-Aware Auto-Parallel Optimization for Inference of Diffusion Transformers cites this paper.

AoiZora: Topology-Aware Auto-Parallel Optimization for Inference of Diffusion Transformers TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings

Reference 17

Resolution
verified exact
arxiv_id, observed 2026-07-03T22:59:03.360219Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.

source=pdf_text observed=2026-06-26T23:07:13.368633Z digest=sha256:5f333ff51691fad4f9f7d6dc12da448e7d8f7b2fe6a44c85b9906d0b4e0f97c8