Pith. sign in

REVIEW 3 major objections 9 minor 146 references

Current Opinions on Memristor-Accelerated Machine Learning Hardware

T0 review · 3 major / 9 minor · reviewed 2026-08-10 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read Prototype memristor AI chips are scaling tenfold per year, a review argues, far outpacing Moore's Law.

desk verdict Thorough, opinionated review with one clearly fixable quantitative gap: Figure 1's scaling claim lacks data. read the letter →

arxiv 2501.12644 v1 pith:XOBC3OPJ submitted 2025-01-22 cs.ET cs.ARcs.LGeess.SPphysics.app-ph

Mingrui Jiang , Yichun Xu , Zefan Li , Can Li This is my paper · ORCID
classification cs.ETcs.ARcs.LGeess.SPphysics.app-ph
keywords memristorin-memorycomputinganalogacceleratormachinelearninghardwareneuralnetworkinferencenon-volatilememoryedgeAIhardware-softwareco-design
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

This review argues that memristor-based machine learning accelerators are progressing far faster than conventional silicon scaling: the capacity of prototype chips has been increasing by about one order of magnitude per year, which the authors contrast with Moore's Law. The paper presents memristor crossbar arrays as a workable in-memory analog computing substrate that performs multiply-accumulate operations in parallel where the data is stored, and it surveys demonstrations spanning neural network inference, regression, decision trees, Bayesian networks, spiking networks, and reservoir computing. The authors' central opinion is that these accelerators are closest to practical use in edge applications where power efficiency matters more than raw throughput, but that commercial adoption is blocked by device variation, write endurance, and the cost of peripheral circuitry, requiring coordinated device, circuit, and system design.

What carries the argument

The central object is the memristor crossbar array: a grid of two-terminal resistive-switching memory cells arranged in rows and columns, where matrix elements are stored as tunable conductances and the input vector is applied as voltages on the rows. Multiplication happens through Ohm's law and accumulation through Kirchhoff's current law along each column, so a multiply-accumulate operation is performed fully in parallel at the location of the data, eliminating the memory-compute data movement of von Neumann machines. The review also relies on a second, simpler mechanism: the exponential-trend chart (Figure 1) that aggregates reported prototype chip capacities to support the claim of tenfold-per-year scaling.

What would settle it

Compile an exhaustive list of published memristor-based accelerator chips with explicit inclusion criteria (including failed or discontinued efforts) and plot capacity against year. If the fitted growth rate falls well below one order of magnitude per year, or if the trend flattens after 2024 as later chips are added, the paper's central scaling claim is falsified. A simpler check: locate the data table behind Figure 1; if no such table or inclusion criteria exist, the claim is untestable as stated.

Watch

Extended reading notes

Core claim

The paper's central quantitative claim is stated in Section 2.1: 'the capacity of those prototype chips is increasing by about one order of magnitude each year, far faster than Moore's Law.' This is presented as a summary of recent reports plotted in Figure 1, chronologically from a 12x12 passive crossbar in 2015 to multi-megabit, multi-core systems in 2023-2024. Alongside this trend, the authors argue that memristor-based in-memory computing has moved beyond pure neural network inference, with experimental demonstrations of one-step linear equation solving, analog content-addressable memory for tree-based models, and the use of intrinsic device stochasticity for Bayesian and probabilistic computing. The review's position is that the field is advancing toward higher resolution, larger arrays, more advanced technology nodes, and full system integration, while the remaining obstacles are device-level (variation, conductance range, endurance, linearity), circuit-level (input driving, crossbar parasitics, sensing and ADC dominance, programming circuits), and system-level (co-design for non-idealities, inter-tile communication, on-chip training).

Load-bearing premise

The load-bearing premise is that the prototype chips selected for Figure 1 are a representative sample of the field, so the observed tenfold-per-year capacity growth is a real trend rather than a selection of favorable reports, and that this trend can continue into commercial products.

Editorial extensions

If this is right

  • If the tenfold-per-year scaling holds, memristor-based accelerators should reach megabyte-scale on-chip weight storage with competitive energy efficiency for edge inference within the next several years.
  • The review's framing implies that further progress will be driven less by the memristor device itself and more by peripheral circuitry, especially ADCs, which currently dominate macro area and power.
  • If the challenges of write endurance and update linearity are solved, on-chip training becomes feasible and would remove the need for offline weight programming, enabling adaptation to device drift and new environments.
  • The trend toward multi-tile chips with inter-tile communication (as in the IBM and Stanford cores) suggests that system-level integration, not single-array size, will determine the practical ceiling for memristor accelerators.
  • For applications with frequent updates, like Transformer KV-cache operations, the review expects hybrid designs combining non-volatile memristors for stationary weights and SRAM for frequently-updated values.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • The tenfold-per-year comparison to Moore's Law is not apples-to-apples: Moore's Law refers to transistor density doubling on a fixed schedule, whereas the memristor metric is prototype capacity, a young field starting from a tiny base; a fair test would compare against the early exponential phase of other accelerator classes (e.g., GPUs in the 2000s).
  • Because the trend is derived from published successes, it may overstate progress; a testable extension is to track the same group's older chips to see whether capacity growth persists as the field matures, or whether it plateaus like early neural-network hardware efforts.
  • The review's emphasis on dialectical challenges (e.g., noise as a resource for probabilistic computing) suggests a design principle: metrics like conductance variation and non-linearity should be re-evaluated per workload, not minimized unconditionally; a concrete next step is workload-aware device-circuit co-optimization benchmarks across the ML models listed in Section 2.2.
Share X Bluesky LinkedIn Reddit HN

Signed reviews

No signed human review yet.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

3 major / 9 minor

Summary. The manuscript is an opinionated review of memristor-based machine-learning accelerators. It surveys prototype vector-matrix-multiplication (VMM) chips from 2015 to 2024, claims that the capacity of these prototypes grows by about one order of magnitude per year (Section 2.1 and Figure 1), reviews non-crossbar and probabilistic computing paradigms, and then discusses remaining challenges at device, circuit, and system levels together with future directions. The paper concludes that memristor accelerators are promising for edge AI if cross-layer co-design and device/circuit/system challenges are addressed.

Significance. The review is timely and covers a broad literature, with a clear three-level organization (device/circuit/system) and a balanced account of unsolved problems such as device variation, write endurance, ADC overhead, and the lack of commercial adoption. Its main original quantitative contribution is the scaling trend in Figure 1, which, if properly documented, would be a useful data point for the community. The paper also usefully highlights less-standard directions such as analog CAM, probabilistic and Bayesian computing, reservoir computing, and hybrid memristor/SRAM designs. However, the central scaling claim is currently presented without supporting data, which limits the paper's independent value.

major comments (3)
  1. [Section 2.1, Figure 1] The headline quantitative claim, "the capacity of those prototype chips is increasing by about one order of magnitude each year, far faster than Moore's Law," is not supported by the evidence presented. The figure has no axis labels, units, data points, source table, or inclusion criteria, and the text never defines what "capacity" means. The accompanying chronological list mixes incompatible quantities: array dimensions (e.g., 12×12, 128×8, 256×256 arrays), bit storage (158.8 kb, 16 Mb), synapse counts (4M), and tile/core counts (48 cores, 64 cores, 34 tiles). Multi-level cells can increase bit capacity without increasing cell count, while multicore chips increase capacity by replication rather than by array scaling, so the log-linear slope depends on the metric chosen. Because the abstract and Section 3 use this trend to motivate the optimistic outlook, this is a load-bearing missing-evidence issue rather than a cosmetic one. Please add a data table with the plotted points, define the capacity metric, state the inclusion and exclusion criteria for prototypes, and provide at least a sensitivity analysis of the fitted slope to the metric choice.
  2. [Section 2.1, chronological list] The selection of milestones appears to be a convenience sample and includes a substantial fraction of the authors' own prior works (e.g., refs. 10–14, 23–28, 45–47, 124–126). For a review that asserts a field-level exponential trend, the representativeness of the plotted points must be justified by explicit inclusion criteria, such as "all integrated prototypes with on-chip peripherals reported in selected venues," or by plotting all known integrated prototypes rather than a curated subset. Without such justification, the "one order of magnitude per year" trend could reflect selection bias.
  3. [Section 3, first paragraph] The sentence "Despite the exponential growth of the memristor-based machine learning accelerator prototypes at a faster face than the Moore's Law" repeats the Figure 1 claim as an established premise. Even if the data are added, the comparison to Moore's Law is not meaningful unless the capacity metric, the fitted growth rate, and the Moore's Law baseline (e.g., transistor density doubling time) are specified quantitatively. Please either remove the comparison or state it with explicit numbers and the time window over which the fit is performed.
minor comments (9)
  1. [Section 2.1, first paragraph] The phrase "Memristive crossbars represent have emerged" should read "Memristive crossbars have emerged."
  2. [Section 2.1, 2020 bullet] The 2020 Tsinghua entry needs punctuation: "158.8kb memristors configuring as differential 2T2R arrays representing signed weight and resolution adjustable LPAR-ADCs" should be split into clearer clauses.
  3. [Section 3, first paragraph] "at a faster face" should be "at a faster pace."
  4. [Section 3.2, Output sensing circuit] "anaolg-to-digital conversion" should be "analog-to-digital conversion."
  5. [Section 3.2, Input driving circuit] "For those cases that unitize binary input states" should read "utilize."
  6. [Section 3.2, Crossbar array] The sentence "better I-V linearity can usually be achieved by setting them to to the high conductance range" contains a duplicated "to."
  7. [Section 3.2, Output sensing circuit] "making it a universe scaling factor" should be "making it a uniform scaling factor."
  8. [Section 4, Summary] "net-step development" should be "next-step development."
  9. [General] Several figure references are missing the "Fig." prefix or are malformed, e.g., "3 illustrates" in Section 3 and "as seen in 5(a)-(c)" in Section 3.2; please standardize all figure citations.

Circularity Check

0 steps flagged · score 0.0 of 10

No circularity; the paper is an opinion/review whose claims are empirical summaries and qualitative judgments, not derivations from their own inputs.

full rationale

The paper does not present a derivation chain, fitted model, or prediction. Its central quantitative claim in Section 2.1 — that prototype-chip capacity is increasing by about one order of magnitude per year — is an empirical summary of cited published prototype reports, not a quantity obtained by fitting a parameter and then re-predicting a related quantity. The many self-citations (e.g., refs. 10-14, 24-26, 45-47, 124-126) are used as examples of prior experimental demonstrations and technical results, not as the sole justification for the trend, nor as a uniqueness theorem forbidding alternative readings. The challenges and future-directions sections are explicitly opinions about open problems and do not reduce to definitions or fitted inputs. The lack of a data table or axis labels for Figure 1 is a transparency/reproducibility concern about an empirical claim, not a circularity: the claim is independently checkable against the cited literature, and no step equates an output with an input by construction. Accordingly, no circular step is identified.

Assumptions & free parameters 0 free parameters · 3 assumptions · 0 invented entities

The paper makes no fitted parameters and introduces no new physical entities. Its forward-looking claims rest on domain assumptions about memristor manufacturability and the representativeness of the selected literature trend.

assumptions (3)
  • domain assumption Memristor arrays can be fabricated with sufficient yield and uniformity for computing.
    The paper's optimistic outlook presupposes that device variation, endurance, and yield issues discussed in Section 3.1 can be mitigated to levels usable for ML inference/training.
  • ad hoc to paper The scaling trend in Fig. 1 is representative and will continue.
    The exponential trend is drawn from selected prototype reports without data table or statistical analysis; the paper uses it to argue rapid progress.
  • domain assumption Analog in-memory computing can deliver the claimed energy/latency advantages over digital approaches.
    The review relies on cited projections (e.g., ref [6]) rather than independent measurements.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Current Opinions on Memristor-Accelerated Machine Learning Hardware." pith.science (2026). https://pith.science/paper/XOBC3OPJ

@misc{pith2026250112644,
  author       = {Pith},
  title        = {Pith review of: Current Opinions on Memristor-Accelerated Machine Learning Hardware},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/XOBC3OPJ}},
  note         = {Machine review of arXiv:2501.12644}
}
read the original abstract

The unprecedented advancement of artificial intelligence has placed immense demands on computing hardware, but traditional silicon-based semiconductor technologies are approaching their physical and economic limit, prompting the exploration of novel computing paradigms. Memristor offers a promising solution, enabling in-memory analog computation and massive parallelism, which leads to low latency and power consumption. This manuscript reviews the current status of memristor-based machine learning accelerators, highlighting the milestones achieved in developing prototype chips, that not only accelerate neural networks inference but also tackle other machine learning tasks. More importantly, it discusses our opinion on current key challenges that remain in this field, such as device variation, the need for efficient peripheral circuitry, and systematic co-design and optimization. We also share our perspective on potential future directions, some of which address existing challenges while others explore untouched territories. By addressing these challenges through interdisciplinary efforts spanning device engineering, circuit design, and systems architecture, memristor-based accelerators could significantly advance the capabilities of AI hardware, particularly for edge applications where power efficiency is paramount.

Figures

Figures reproduced from arXiv: 2501.12644 by the authors.

Figure 1
Figure 1. Exponential scaling trend for memristor-based VMM accelerator. [PITH_FULL_IMAGE:figures/full_fig_p005_1.png] view at source ↗
Figure 2
Figure 2. Various machine learning tasks can be accelerated by memristor. (a)Deep [PITH_FULL_IMAGE:figures/full_fig_p009_2.png] view at source ↗
Figure 3
Figure 3. Challenges remaining for memristor-based ML accelerators. [PITH_FULL_IMAGE:figures/full_fig_p012_3.png] view at source ↗
Figures from the paper (4 more)
Figure 4
Figure 4. Figure 4: Future directions for devices. (a)Bulk switching mechanisms, adapted from [81] [PITH_FULL_IMAGE:figures/full_fig_p015_4.png]
Figure 5
Figure 5. Figure 5: The noises of memristor device can be utilized for probabilistic computing. [PITH_FULL_IMAGE:figures/full_fig_p026_5.png]
Figure 6
Figure 6. Figure 6: Content addressable memory (CAM) as a potential structure for machine learn [PITH_FULL_IMAGE:figures/full_fig_p027_6.png]
Figure 7
Figure 7. Figure 7: Software hardware co-optimization for improving computing accuracy and reli [PITH_FULL_IMAGE:figures/full_fig_p029_7.png]

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

146 extracted references · 42 canonical work pages

  1. [1]

    Ai chip market size, share, trends, growth, statistics analysis by tech- nology (machine learning, natural language processing, context-aware computing, computer vision, predictive analysis), by function, by hard- ware, by end-user, by region, forecasts 2024-2032, DataHorizzon Re- search (2024)

    2024

  2. [2]

    Widrow, M

    B. Widrow, M. E. Hoff, et al., Adaptive switching circuits, in: IRE WESCON convention record, Vol. 4, New York, 1960, pp. 96–104

    1960

  3. [3]

    Verleysen, P

    M. Verleysen, P. Jespers, An analog vlsi implementation of hopfield’s neural network, IEEE Micro 9 (6) (1989) 46–55. doi:10.1109/40. 42986

    work page doi:10.1109/40 1989

  4. [4]

    Chua, Memristor-the missing circuit element, IEEE Transactions on circuit theory 18 (5) (1971) 507–519

    L. Chua, Memristor-the missing circuit element, IEEE Transactions on circuit theory 18 (5) (1971) 507–519

    1971

  5. [5]

    D. B. Strukov, G. S. Snider, D. R. Stewart, R. S. Williams, The missing memristor found, nature 453 (7191) (2008) 80–83

    2008

  6. [6]

    Z. Wang, H. Wu, G. W. Burr, C. S. Hwang, K. L. Wang, Q. Xia, J. J. Yang, Resistive switching materials for information process- ing, Nature Reviews Materials 5 (3) (2020) 173–195. doi:10.1038/ s41578-019-0159-3

    2020

  7. [7]

    P. Yao, H. Wu, B. Gao, S. B. Eryilmaz, X. Huang, W. Zhang, Q. Zhang, N. Deng, L. Shi, H.-S. P. Wong, et al., Face classification using elec- tronic synapses, Nature communications 8 (1) (2017) 15199

    2017

  8. [8]

    Su, W.-H

    F. Su, W.-H. Chen, L. Xia, C.-P. Lo, T. Tang, Z. Wang, K.-H. Hsu, M. Cheng, J.-Y. Li, Y. Xie, et al., A 462gops/j rram-based nonvolatile intelligent processor for energy harvesting ioe system featuring non- volatile logics and processing-in-memory, in: 2017 Symposium on VLSI Technology, IEEE, 2017, pp. T260–T261. 34

    2017

Show all 146 references
  1. [9]

    Wen, H.-H

    T.-H. Wen, H.-H. Hsu, W.-S. Khwa, W.-H. Huang, Z.-E. Ke, Y.-H. Chin, H.-J. Wen, Y.-C. Chang, W.-T. Hsu, C.-C. Lo, R.-S. Liu, C.- C. Hsieh, K.-T. Tang, S.-H. Teng, C.-C. Chou, Y.-D. Chih, T.-Y. J. Chang, M.-F. Chang, 34.8 a 22nm 16mb floating-point reram compute- in-memory macr...

    2024

  2. [10]

    C. Li, M. Hu, Y. Li, H. Jiang, N. Ge, E. Montgomery, J. Zhang, W. Song, N. D´ avila, C. E. Graves, Z. Li, J. P. Strachan, P. Lin, Z. Wang, M. Barnell, Q. Wu, R. S. Williams, J. J. Yang, Q. Xia, Analogue signal and image processing with large memris- tor crossbars, Nature Elect...

    2017

  3. [11]

    C. Li, D. Belkin, Y. Li, P. Yan, M. Hu, N. Ge, H. Jiang, E. Montgomery, P. Lin, Z. Wang, W. Song, J. P. Strachan, M. Barnell, Q. Wu, R. S. Williams, J. J. Yang, Q. Xia, Efficient and self-adaptive in-situ learning in multilayer memristor neural networks, Nat Commun 9 (1) (2018)

    2018

  4. [12]

    Z. Wang, C. Li, P. Lin, M. Rao, Y. Nie, W. Song, Q. Qiu, Y. Li, P. Yan, J. P. Strachan, N. Ge, N. Mcdonald, Q. Wu, M. Hu, H. Wu, R. S. Williams, Q. Xia, J. J. Yang, In situ training of feed-forward and recurrent convolutional memristor networks, Nature Machine Intelli- gence 1...

    2019 doi

  5. [13]

    C. Li, Z. Wang, M. Rao, D. Belkin, W. Song, H. Jiang, P. Yan, Y. Li, P. Lin, M. Hu, N. Ge, J. P. Strachan, M. Barnell, Q. Wu, R. S. Williams, J. J. Yang, Q. Xia, Long short-term memory networks in memristor crossbar arrays, Nature Machine Intelligence 1 (1) (2019) 49–57. doi:1...

    2019 doi

  6. [14]

    Z. Wang, C. Li, W. Song, M. Rao, D. Belkin, Y. Li, P. Yan, H. Jiang, P. Lin, M. Hu, J. P. Strachan, N. Ge, M. Barnell, Q. Wu, A. G. Barto, Q. Qiu, R. S. Williams, Q. Xia, J. J. Yang, Reinforcement learning with analogue memristor arrays, Nature Electronics 2 (3) (2019) 115–124...

    2019 doi

  7. [15]

    Mochida, K

    R. Mochida, K. Kouno, Y. Hayata, M. Nakayama, T. Ono, H. Suwa, R. Yasuhara, K. Katayama, T. Mikawa, Y. Gohou, A 4m synapses integrated analog reram based 66.5 tops/w neural-network processor with cell current controlled writing and flexible network architecture, in: 2018 IEEE ...

    2018

  8. [16]

    Bocquet, T

    M. Bocquet, T. Hirztlin, J.-O. Klein, E. Nowak, E. Vianello, J.-M. Portal, D. Querlioz, In-memory and error-immune differential rram implementation of binarized deep neural networks, in: 2018 IEEE In- ternational Electron Devices Meeting (IEDM), IEEE, 2018, pp. 20–6

    2018

  9. [17]

    F. Cai, J. M. Correll, S. H. Lee, Y. Lim, V. Bothra, Z. Zhang, M. P. Flynn, W. D. Lu, A fully integrated reprogrammable memristor–cmos system for efficient multiply–accumulate operations, Nature Electronics 2 (7) (2019) 290–299. doi:10.1038/s41928-019-0270-x

    2019 doi

  10. [18]

    S. Yin, Y. Kim, X. Han, H. Barnaby, S. Yu, Y. Luo, W. He, X. Sun, J.-J. Kim, J.-s. Seo, Monolithically integrated rram-and cmos-based in-memory computing optimizations for efficient deep learning, IEEE Micro 39 (6) (2019) 54–63

    2019

  11. [19]

    S. Yin, X. Sun, S. Yu, J.-S. Seo, High-throughput in-memory com- puting for binary deep neural networks with monolithically integrated rram and 90-nm cmos, IEEE Transactions on Electron Devices 67 (10) (2020) 4185–4192. doi:10.1109/ted.2020.3015178

    2020

  12. [20]

    P. Yao, H. Wu, B. Gao, J. Tang, Q. Zhang, W. Zhang, J. J. Yang, H. Qian, Fully hardware-implemented memristor convolutional neural network, Nature 577 (7792) (2020) 641–646. doi:10.1038/ s41586-020-1942-4

    2020

  13. [21]

    Q. Liu, B. Gao, P. Yao, D. Wu, J. Chen, Y. Pang, W. Zhang, Y. Liao, C.-X. Xue, W.-H. Chen, J. Tang, Y. Wang, M.-F. Chang, H. Qian, H. Wu, 33.2 a fully integrated analog reram based 78.4tops/w compute- in-memory chip with fully parallel mac computing, in: 2020 IEEE In- ternatio...

    2020

  14. [22]

    Zhang, P

    W. Zhang, P. Yao, B. Gao, Q. Liu, D. Wu, Q. Zhang, Y. Li, Q. Qin, J. Li, Z. Zhu, Y. Cai, D. Wu, J. Tang, H. Qian, Y. Wang, H. Wu, Edge learning using a fully integrated neuro-inspired memristor chip, Science 381 (6663) (2023) 1205–1211. doi:10.1126/science.ade3483. URL https:/...

    2023 doi

  15. [23]

    C. Li, J. Ignowski, X. Sheng, R. Wessel, B. Jaffe, J. Ingemi, C. Graves, J. P. Strachan, Cmos-integrated nanoscale memristive crossbars for cnn and optimization acceleration, in: 2020 IEEE International Mem- ory Workshop (IMW), IEEE, 2020. doi:10.1109/imw48823.2020. 9108112

    2020

  16. [24]

    F. Cai, S. Kumar, T. Van Vaerenbergh, X. Sheng, R. Liu, C. Li, Z. Liu, M. Foltin, S. Yu, Q. Xia, J. J. Yang, R. Beausoleil, W. D. Lu, J. P. Stra- chan, Power-efficient combinatorial optimization using intrinsic noise in memristor hopfield neural networks, Nature Electronics 3 ...

    2020 doi

  17. [25]

    Jiang, K

    M. Jiang, K. Shan, X. Sheng, C. Graves, J. P. Strachan, C. Li, An efficient synchronous-updating memristor-based ising solver for combi- natorial optimization, in: 2022 International Electron Devices Meeting (IEDM), IEEE, 2022. doi:10.1109/iedm45625.2022.10019348

    2022

  18. [26]

    Jiang, K

    M. Jiang, K. Shan, C. He, C. Li, Efficient combinatorial optimiza- tion by quantum-inspired parallel annealing in analogue memris- tor crossbar, Nature Communications 14 (1) (2023). doi:10.1038/ s41467-023-41647-2

    2023

  19. [27]

    S.-i. Yi, J. D. Kendall, R. S. Williams, S. Kumar, Activity-difference training of deep neural networks using memristor crossbars, Nature Electronics (2022). doi:10.1038/s41928-022-00869-w

    2022 doi

  20. [28]

    R. Mao, X. Sheng, C. Graves, C. Xu, C. Li, Reram-based graph atten- tion network with node-centric edge searching and hamming similar- ity, in: 2023 60th ACM/IEEE Design Automation Conference (DAC), IEEE, 2023. doi:10.1109/dac56929.2023.10247735

    2023

  21. [29]

    Khaddam-Aljameh, M

    R. Khaddam-Aljameh, M. Stanisavljevic, J. F. Mas, G. Karunaratne, M. Braendli, F. Liu, A. Singh, S. M. M¨ uller, U. Egger, A. Petropoulos, et al., Hermes core–a 14nm cmos and pcm-based in-memory compute 37 core using an array of 300ps/lsb linearized cco-based adcs and local di...

    2021

  22. [30]

    Khaddam-Aljameh, M

    R. Khaddam-Aljameh, M. Stanisavljevic, J. Fornt Mas, G. Karunaratne, M. Brandli, F. Liu, A. Singh, S. M. Muller, U. Egger, A. Petropoulos, T. Antonakopoulos, K. Brew, S. Choi, I. Ok, F. L. Lie, N. Saulnier, V. Chan, I. Ahsan, V. Narayanan, S. R. Nandakumar, M. Le Gallo, P. A. ...

    2022

  23. [31]

    Q. Huo, Y. Yang, Y. Wang, D. Lei, X. Fu, Q. Ren, X. Xu, Q. Luo, G. Xing, C. Chen, X. Si, H. Wu, Y. Yuan, Q. Li, X. Li, X. Wang, M.- F. Chang, F. Zhang, M. Liu, A computing-in-memory macro based on three-dimensional resistive random-access memory, Nature Electronics 5 (7) (2022...

    2022 doi

  24. [32]

    Jiang, W

    H. Jiang, W. Li, S. Huang, S. Yu, A 40nm analog-input adc-free compute-in-memory rram macro with pulse-width modulation between sub-arrays, in: 2022 IEEE Symposium on VLSI Technology and Cir- cuits (VLSI Technology and Circuits), IEEE, 2022. doi:10.1109/ vlsitechnologyandcir46...

    2022

  25. [33]

    W. Wan, R. Kubendran, C. Schaefer, S. B. Eryilmaz, W. Zhang, D. Wu, S. Deiss, P. Raina, H. Qian, B. Gao, S. Joshi, H. Wu, H.- S. P. Wong, G. Cauwenberghs, A compute-in-memory chip based on resistive random-access memory, Nature 608 (7923) (2022) 504–512. doi:10.1038/s41586-022-04992-8

    2022 doi

  26. [34]

    Le Gallo, R

    M. Le Gallo, R. Khaddam-Aljameh, M. Stanisavljevic, A. Vasilopoulos, B. Kersting, M. Dazzi, G. Karunaratne, M. Br¨ andli, A. Singh, S. M. M¨ uller, J. B¨ uchel, X. Timoneda, V. Joshi, M. J. Rasch, U. Egger, A. Garofalo, A. Petropoulos, T. Antonakopoulos, K. Brew, S. Choi, I. O...

    2023

  27. [35]

    Ambrogio, P

    S. Ambrogio, P. Narayanan, A. Okazaki, A. Fasoli, C. Mackin, K. Hosokawa, A. Nomura, T. Yasuda, A. Chen, A. Friz, M. Ishii, J. Luquin, Y. Kohda, N. Saulnier, K. Brew, S. Choi, I. Ok, T. Philip, V. Chan, C. Silvestre, I. Ahsan, V. Narayanan, H. Tsai, G. W. Burr, An analog-ai ch...

    2023

  28. [36]

    Sebastian, M

    A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, E. Elefthe- riou, Memory devices and applications for in-memory computing, Nature Nanotechnology 15 (7) (2020) 529–544. doi:10.1038/ s41565-020-0655-z . URL https://dx.doi.org/10.1038/s41565-020-0655-z

    2020 doi

  29. [37]

    Z. Sun, G. Pedretti, A. Bricalli, D. Ielmini, One-step regression and classification with cross-point resistive memory arrays, Science Ad- vances 6 (5) (2020) eaay2378. doi:10.1126/sciadv.aay2378

    2020 doi

  30. [38]

    Pedretti, C

    G. Pedretti, C. E. Graves, S. Serebryakov, R. Mao, X. Sheng, M. Foltin, C. Li, J. P. Strachan, Tree-based machine learning performed in- memory with memristive analog cam, Nature Communications 12 (1) (2021). doi:10.1038/s41467-021-25873-0

    2021 doi

  31. [39]

    Y. Lin, Q. Zhang, B. Gao, J. Tang, P. Yao, C. Li, S. Huang, Z. Liu, Y. Zhou, Y. Liu, W. Zhang, J. Zhu, H. Qian, H. Wu, Uncertainty quantification via a memristor bayesian deep neural network for risk- sensitive reinforcement learning, Nature Machine Intelligence 5 (7) (2023) 7...

    2023 doi

  32. [40]

    W. Yi, K. K. Tsang, S. K. Lam, X. Bai, J. A. Crowell, E. A. Flores, Biological plausibility and stochasticity in scalable vo2 active mem- ristor neurons, Nature Communications 9 (1) (2018). doi:10.1038/ s41467-018-07052-w . URL https://doi.org/10.1038/s41467-018-07052-w 39

    2018 doi

  33. [41]

    Zhong, J

    Y. Zhong, J. Tang, X. Li, B. Gao, H. Qian, H. Wu, Dynamic memristor-based reservoir computing for high-efficiency temporal sig- nal processing, Nature Communications 12 (1) (2021). doi:10.1038/ s41467-020-20692-1

    2021

  34. [42]

    Z. Sun, G. Pedretti, E. Ambrosi, A. Bricalli, W. Wang, D. Ielmini, Solving matrix equations in one step with cross-point resistive arrays, Proceedings of the National Academy of Sciences 116 (10) (2019) 4123– 4128

    2019

  35. [43]

    Karam, R

    R. Karam, R. Puri, S. Ghosh, S. Bhunia, Emerging trends in design and applications of memory-based computing and content-addressable memories, Proceedings of the IEEE 103 (8) (2015) 1311–1330

    2015

  36. [44]

    C. E. Graves, C. Li, X. Sheng, W. Ma, S. R. Chalamalasetti, D. Miller, J. S. Ignowski, B. Buchanan, L. Zheng, S.-T. Lam, Memristor tcams accelerate regular expression matching for network intrusion detection, IEEE Transactions on Nanotechnology 18 (2019) 963–970

    2019

  37. [45]

    C. E. Graves, C. Li, X. Sheng, D. Miller, J. Ignowski, L. Kiyama, J. P. Strachan, In-memory computing with memristor content addressable memories for pattern matching, Advanced Materials 32 (37) (2020) 2003437. doi:10.1002/adma.202003437

    2020 doi

  38. [46]

    C. Li, C. E. Graves, X. Sheng, D. Miller, M. Foltin, G. Pedretti, J. P. Strachan, Analog content-addressable memories with memristors, Na- ture communications 11 (1) (2020) 1638

    2020

  39. [47]

    R. Mao, B. Wen, A. Kazemi, Y. Zhao, A. F. Laguna, R. Lin, N. Wong, M. Niemier, X. S. Hu, X. Sheng, C. E. Graves, J. P. Strachan, C. Li, Ex- perimentally validated memristive memory augmented neural network with efficient hashing and similarity search, Nature Communications 13 ...

    2022 doi

  40. [48]

    Dalgaty, N

    T. Dalgaty, N. Castellani, C. Turck, K.-E. Harabi, D. Querlioz, E. Vianello, In situ learning using intrinsic memristor variability via markov chain monte carlo sampling, Nature Electronics 4 (2) (2021) 151–161. doi:10.1038/s41928-020-00523-3 . 40

    2021 doi

  41. [49]

    Dutta, G

    S. Dutta, G. Detorakis, A. Khanna, B. Grisafe, E. Neftci, S. Datta, Neural sampling machine with stochastic synapse allows brain-like learning and inference, Nature Communications 13 (1) (2022) 2571

    2022

  42. [50]

    X. Li, B. Wu, G. Sun, Z. Zhang, Z. Yuan, R. Wang, R. Huang, D. Niu, H. Zheng, Z. Lu, L. Zhao, M.-F. M. Chang, T. Guan, X. Si, En- abling high-quality uncertainty quantification in a pim designed for bayesian neural network, in: 2022 IEEE International Symposium on High-Perform...

    2022

  43. [51]

    K. S. Woo, J. Kim, J. Han, W. Kim, Y. H. Jang, C. S. Hwang, Probabilistic computing using cu0.1te0.9/hfo2/pt diffusive memristors, Nature Communications 13 (1) (2022). doi:10.1038/ s41467-022-33455-x

    2022

  44. [52]

    Zheng, H

    Y. Zheng, H. Ravichandran, T. F. Schranghamer, N. Trainor, J. M. Redwing, S. Das, Hardware implementation of bayesian network based on two-dimensional memtransistors, Nature Communications 13 (1) (2022). doi:10.1038/s41467-022-33053-x

    2022 doi

  45. [53]

    Mahmoodi, M

    M. Mahmoodi, M. Prezioso, D. Strukov, Versatile stochastic dot prod- uct circuits based on nonvolatile memories for high performance neu- rocomputing and neurooptimization, Nature communications 10 (1) (2019) 5113

    2019

  46. [54]

    L. Yang, X. Huang, Y. Li, H. Zhou, Y. Yu, H. Bao, J. Li, S. Ren, F. Wang, L. Ye, Y. He, J. Chen, G. Pu, X. Li, X. Miao, ¡scp¿self- selective¡/scp¿ memristor-enabled i¡scp¿n-memory¡/scp¿ search for highly efficient data mining, InfoMat 5 (5) (2023). doi:10.1002/inf2. 12416

    2023 doi

  47. [55]

    S. Wang, Y. Li, D. Wang, W. Zhang, X. Chen, D. Dong, S. Wang, X. Zhang, P. Lin, C. Gallicchio, et al., Echo state graph neural net- works with analogue random resistive memory arrays, Nature Machine Intelligence 5 (2) (2023) 104–113

    2023

  48. [56]

    C. Du, F. Cai, M. A. Zidan, W. Ma, S. H. Lee, W. D. Lu, Reser- voir computing using dynamic memristors for temporal information processing, Nature Communications 8 (1), oA status: green-published 41 (2017). doi:10.1038/s41467-017-02337-y . URL http://europepmc.org/articles/pmc...

    2017 doi

  49. [57]

    J. Moon, W. Ma, J. H. Shin, F. Cai, C. Du, S. H. Lee, W. D. Lu, Temporal data classification and forecasting using a memristor-based reservoir computing system, Nature Electronics 2 (10) (2019) 480–487. doi:10.1038/s41928-019-0313-3

    2019 doi

  50. [58]

    X. Zhu, Q. Wang, W. D. Lu, Memristor networks for real-time neural activity analysis, Nature Communications 11 (1) (2020).doi:10.1038/ s41467-020-16261-1

    2020

  51. [59]

    Y. H. Jang, W. Kim, J. Kim, K. S. Woo, H. J. Lee, J. W. Jeon, S. K. Shim, J. Han, C. S. Hwang, Time-varying data processing with nonvolatile memristor-based temporal kernel, Nature Communications 12 (1) (2021). doi:10.1038/s41467-021-25925-5

    2021 doi

  52. [60]

    Milano, G

    G. Milano, G. Pedretti, K. Montano, S. Ricci, S. Hashemkhani, L. Boarino, D. Ielmini, C. Ricciardi, In materia reservoir computing with a fully memristive architecture based on self-organizing nanowire networks, Nature Materials 21 (2) (2022) 195–202. doi:10.1038/ s41563-021-01099-9

    2022

  53. [61]

    Zhong, J

    Y. Zhong, J. Tang, X. Li, X. Liang, Z. Liu, Y. Li, Y. Xi, P. Yao, Z. Hao, B. Gao, H. Qian, H. Wu, A memristor-based analogue reser- voir computing system for real-time and power-efficient signal pro- cessing, Nature Electronics 5 (10) (2022) 672–681. doi:10.1038/ s41928-022-00838-3

    2022

  54. [62]

    M. D. Pickett, G. Medeiros-Ribeiro, R. S. Williams, A scalable neuris- tor built with mott memristors, Nature Materials 12 (2) (2013) 114–

    2013

  55. [63]

    Z. Wang, S. Joshi, S. E. Savel’Ev, H. Jiang, R. Midya, P. Lin, M. Hu, N. Ge, J. P. Strachan, Z. Li, Q. Wu, M. Barnell, G.-L. Li, H. L. Xin, R. S. Williams, Q. Xia, J. J. Yang, Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing, Nature Materials...

    2017 doi

  56. [64]

    Z. Wang, S. Joshi, S. Savel’Ev, W. Song, R. Midya, Y. Li, M. Rao, P. Yan, S. Asapu, Y. Zhuo, H. Jiang, P. Lin, C. Li, J. H. Yoon, N. K. 42 Upadhyay, J. Zhang, M. Hu, J. P. Strachan, M. Barnell, Q. Wu, H. Wu, R. S. Williams, Q. Xia, J. J. Yang, Fully memristive neural networks ...

    2018 doi

  57. [65]

    J. H. Yoon, Z. Wang, K. M. Kim, H. Wu, V. Ravichandran, Q. Xia, C. S. Hwang, J. J. Yang, An artificial nociceptor based on a diffu- sive memristor, Nature Communications 9 (1) (2018). doi:10.1038/ s41467-017-02572-3 . URL http://europepmc.org/articles/pmc5788850?pdf=render

    2018

  58. [66]

    Zhang, Y

    X. Zhang, Y. Zhuo, Q. Luo, Z. Wu, R. Midya, Z. Wang, W. Song, R. Wang, N. K. Upadhyay, Y. Fang, F. Kiani, M. Rao, Y. Yang, Q. Xia, Q. Liu, M. Liu, J. J. Yang, An artificial spiking afferent nerve based on mott memristors for neurorobotics, Nature Communications 11 (1) (2020). ...

    2020 doi

  59. [67]

    Zhang, S

    Z. Zhang, S. Mondal, S. Mandal, J. M. Allred, N. A. Aghamiri, A. Fali, Z. Zhang, H. Zhou, H. Cao, F. Rodolakis, J. L. Mcches- ney, Q. Wang, Y. Sun, Y. Abate, K. Roy, K. M. Rabe, S. Ra- manathan, Neuromorphic learning with mott insulator nio, Proceed- ings of the National Acade...

    2021 doi

  60. [68]

    Goswami, R

    S. Goswami, R. Pramanick, A. Patra, S. P. Rath, M. Foltin, A. Ariando, D. Thompson, T. Venkatesan, S. Goswami, R. S. Williams, Decision trees within a molecular memristor, Nature 597 (7874) (2021) 51–56

    2021

  61. [69]

    Y. Zhuo, R. Midya, W. Song, Z. Wang, S. Asapu, M. Rao, P. Lin, H. Jiang, Q. Xia, R. S. Williams, J. J. Yang, A dynamical compact model of diffusive and drift memris- tors for neuromorphic computing, Advanced Electronic Materi- als 8 (8) (2022) 2100696. arXiv:https://onlinelibr...

    2022 doi

  62. [70]

    S. Choi, S. H. Tan, Z. Li, Y. Kim, C. Choi, P.-Y. Chen, H. Yeon, S. Yu, J. Kim, Sige epitaxial memory for neuromorphic computing 43 with reproducible high performance based on engineered dislocations, Nature materials 17 (4) (2018) 335–340

    2018

  63. [71]

    K. Ding, J. Wang, Y. Zhou, H. Tian, L. Lu, R. Mazzarello, C. Jia, W. Zhang, F. Rao, E. Ma, Phase-change heterostructure enables ul- tralow noise and drift for memory operation, Science 366 (6462) (2019) 210–215

    2019

  64. [72]

    M. Rao, H. Tang, J. Wu, W. Song, M. Zhang, W. Yin, Y. Zhuo, F. Kiani, B. Chen, X. Jiang, H. Liu, H.-Y. Chen, R. Midya, F. Ye, H. Jiang, Z. Wang, M. Wu, M. Hu, H. Wang, Q. Xia, N. Ge, J. Li, J. J. Yang, Thousands of conductance levels in memristors inte- grated on CMOS, Nature ...

    2023

  65. [73]

    Jiang, L

    H. Jiang, L. Han, P. Lin, Z. Wang, M. H. Jang, Q. Wu, M. Barnell, J. J. Yang, H. L. Xin, Q. Xia, Sub-10 nm ta channel responsible for superior performance of a hfo2 memristor, Scientific reports 6 (1) (2016) 28525

    2016

  66. [74]

    Sheng, C

    X. Sheng, C. E. Graves, S. Kumar, X. Li, B. Buchanan, L. Zheng, S. Lam, C. Li, J. P. Strachan, Low-conductance and multilevel cmos- integrated nanoscale oxide memristors, Advanced Electronic Materi- als 5 (9) (2019) 1800876. arXiv:https://onlinelibrary.wiley. com/doi/pdf/10.10...

    2019 doi

  67. [75]

    S. Pi, C. Li, H. Jiang, W. Xia, H. Xin, J. J. Yang, Q. Xia, Memris- tor crossbar arrays with 6-nm half-pitch and 2-nm critical dimension, Nature nanotechnology 14 (1) (2019) 35–39

    2019

  68. [76]

    X.-F. Wang, H. Tian, H.-M. Zhao, T.-Y. Zhang, W.-Q. Mao, Y.-C. Qiao, Y. Pang, Y.-X. Li, Y. Yang, T.-L. Ren, Interface engineering with mos2–pd nanoparticles hybrid structure for a low voltage resistive switching memory, Small 14 (2) (2018) 1702525

    2018

  69. [77]

    J. Wang, L. Li, H. Huyan, X. Pan, S. S. Nonnenmann, Highly uniform resistive switching in hfo2 films embedded with ordered metal nanois- land arrays, Advanced Functional Materials 29 (25) (2019) 1808430. 44

    2019

  70. [78]

    Sedghi, H

    N. Sedghi, H. Li, I. Brunell, K. Dawson, R. Potter, Y. Guo, J. Gibbon, V. Dhanak, W. Zhang, J. Zhang, et al., The role of nitrogen doping in ald ta2o5 and its influence on multilevel cell switching in rram, Applied Physics Letters 110 (10) (2017)

    2017

  71. [79]

    Li, Y.-K

    S.-S. Li, Y.-K. Su, Improvement of the performance in cr-doped zno memory devices via control of oxygen defects, RSC advances 9 (6) (2019) 2941–2947

    2019

  72. [80]

    Li, K.-C

    L. Li, K.-C. Chang, C. Ye, X. Lin, R. Zhang, Z. Xu, Y. Zhou, W. Xiong, T.-P. Kuo, An indirect way to achieve comprehensive performance im- provement of resistive memory: When hafnium meets ito in an elec- trode, Nanoscale 12 (5) (2020) 3267–3272

    2020

  73. [81]

    Y. Wu, Q. Wang, Z. Wang, X. Wang, B. Ayyagari, S. Krishnan, M. Chudzik, W. D. Lu, Bulk-switching memristor-based compute-in- memory module for deep neural network training, Advanced Materials 35 (46) (2023) 2305465

    2023

  74. [82]

    J. J. Yang, D. B. Strukov, D. R. Stewart, Memristive devices for com- puting, Nature nanotechnology 8 (1) (2013) 13–24

    2013

  75. [83]

    J. J. Yang, M.-X. Zhang, J. P. Strachan, F. Miao, M. D. Pickett, R. D. Kelley, G. Medeiros-Ribeiro, R. S. Williams, High switching endurance in taox memristive devices, Applied Physics Letters 97 (23) (2010)

    2010

  76. [84]

    Kempen, R

    T. Kempen, R. Waser, V. Rana, 50x endurance improvement in taox rram by extrinsic doping, in: 2021 IEEE International Memory Work- shop (IMW), IEEE, 2021, pp. 1–4

    2021

  77. [85]

    Raoux, R

    S. Raoux, R. M. Shelby, J. Jordan-Sweet, B. Munoz, M. Salinga, Y.-C. Chen, Y.-H. Shih, E.-K. Lai, M.-H. Lee, Phase change materials and their application to random access memory technology, Microelectronic Engineering 85 (12) (2008) 2330–2333

    2008

  78. [86]

    Padilla, G

    A. Padilla, G. W. Burr, C. T. Rettner, T. Topuria, P. M. Rice, B. Jack- son, K. Virwani, A. J. Kellock, D. Dupouy, A. Debunne, et al., Voltage polarity effects in ge2sb2te5-based phase change memory devices, Jour- nal of Applied Physics 110 (5) (2011). 45

    2011

  79. [87]

    Z. T. Song, D. L. Cai, X. Li, L. Wang, Y. F. Chen, H. P. Chen, Q. Wang, Y. P. Zhan, M. H. Ji, High endurance phase change memory chip im- plemented based on carbon-doped ge2sb2te5 in 40 nm node for embed- ded application, in: 2018 IEEE International Electron Devices Meeting (I...

    2018

  80. [88]

    Z. Wang, M. Yin, T. Zhang, Y. Cai, Y. Wang, Y. Yang, R. Huang, Engineering incremental resistive switching in tao x based memristors for brain-inspired computing, Nanoscale 8 (29) (2016) 14015–14022

    2016

  81. [89]

    A. A. Talin, Y. Li, D. A. Robinson, E. J. Fuller, S. Kumar, Ecram materials, devices, circuits and architectures: A perspective, Advanced Materials 35 (37) (2023) 2204771

    2023

  82. [90]

    P. Chen, F. Liu, P. Lin, P. Li, Y. Xiao, B. Zhang, G. Pan, Open-loop analog programmable electrochemical memory array, Nature Commu- nications 14 (1) (2023) 6184

    2023

  83. [91]

    M. Li, H. Liu, R. Zhao, F.-S. Yang, M. Chen, Y. Zhuo, C. Zhou, H. Wang, Y.-F. Lin, J. J. Yang, Imperfection-enabled memristive switching in van der waals materials, Nature Electronics 6 (7) (2023) 491–505. doi:10.1038/s41928-023-00984-2 . URL https://doi.org/10.1038/s41928-023-00984-2

    2023 doi

  84. [92]

    D. K. Pradhan, D. C. Moore, G. Kim, Y. He, P. Musavigharavi, K.-H. Kim, N. Sharma, Z. Han, X. Du, V. S. Puli, E. A. Stach, W. Joshua Kennedy, N. R. Glavin, R. H. Olsson, D. Jariwala, A scal- able ferroelectric non-volatile memory operating at 600 °c, Nature Elec- tronics 7 (5)...

    2024 doi

  85. [93]

    J. R. Rani, N. C. Das, M. Kim, J.-H. Jang, Low-temperature characteristics of resistive switching memory devices based on reduced graphene oxide-phosphor composites toward reli- able cryogenic electronic devices, Carbon 195 (2022) 174–182. doi:https://doi.org/10.1016/j.carbon....

    2022 doi

  86. [94]

    P. Lin, C. Li, Z. Wang, Y. Li, H. Jiang, W. Song, M. Rao, Y. Zhuo, N. K. Upadhyay, M. Barnell, et al., Three-dimensional memristor cir- cuits as complex neural networks, Nature Electronics 3 (4) (2020) 225– 232

    2020

  87. [95]

    Li, M.-E

    S. Li, M.-E. Pam, Y. Li, L. Chen, Y.-C. Chien, X. Fong, D. Chi, K.- W. Ang, Wafer-scale 2d hafnium diselenide based memristor crossbar array for energy-efficient neural network hardware, Advanced Materi- als 34 (25) (2022) 2103376. arXiv:https://onlinelibrary.wiley. com/doi/pd...

    2022 doi

  88. [96]

    S. Chen, M. R. Mahmoodi, Y. Shi, C. Mahata, B. Yuan, X. Liang, C. Wen, F. Hui, D. Akinwande, D. B. Strukov, M. Lanza, Wafer-scale integration of two-dimensional materials in high-density memristive crossbar arrays for artificial neural networks, Nature Electronics 3 (10) (2020...

    2020 doi

  89. [97]

    B. Tang, H. Veluri, Y. Li, Z. G. Yu, M. Waqar, J. F. Leong, M. Sivan, E. Zamburg, Y.-W. Zhang, J. Wang, et al., Wafer-scale solution- processed 2d material analog resistive memory array for memory-based computing, Nature Communications 13 (1) (2022) 3037

    2022

  90. [98]

    Payvand, A

    M. Payvand, A. Madhavan, M. A. Lastras-Monta˜ no, A. Ghofrani, J. Rofeh, K.-T. Cheng, D. Strukov, L. Theogarajan, A configurable cmos memory platform for 3d-integrated memristors, in: 2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015, pp. 1378–1381. doi:1...

    2015

  91. [99]

    Q. Hua, H. Wu, B. Gao, M. Zhao, Y. Li, X. Li, X. Hou, M.-F. (Mar- vin) Chang, P. Zhou, H. Qian, A threshold switching selector based on highly ordered ag nanodots for x-point memory applications, Advanced Science 6 (10) (2019) 1900024. arXiv:https://onlinelibrary. wiley.com/do...

    2019 doi

  92. [100]

    M. H. Cho, C. H. Choi, H. J. Seul, H. C. Cho, J. K. Jeong, Achiev- ing a low-voltage, high-mobility igzo transistor through an ald-derived bilayer channel and a hafnia-based gate dielectric stack, ACS Applied Materials & Interfaces 13 (14) (2021) 16628–16640. doi:10.1021/ acsa...

    2021 doi

  93. [101]

    Z. Wang, T. Wan, S. Ma, Y. Chai, Multidimensional vision sensors for information processing, Nature Nanotechnology (Jun 2024). doi: 10.1038/s41565-024-01665-7 . URL https://doi.org/10.1038/s41565-024-01665-7

    2024 doi

  94. [102]

    T.-Y. Liu, T. H. Yan, R. Scheuerlein, Y. Chen, J. K. Lee, G. Bal- akrishnan, G. Yee, H. Zhang, A. Yap, J. Ouyang, T. Sasaki, S. Ad- depalli, A. Al-Shamma, C.-Y. Chen, M. Gupta, G. Hilton, S. Joshi, A. Kathuria, V. Lai, D. Masiwal, M. Matsumoto, A. Nigam, A. Pai, J. Pakhale, C....

    2013

  95. [103]

    Merritt, 3d xpoint steps into the light (2016)

    R. Merritt, 3d xpoint steps into the light (2016). URL https://www.eetimes.com/3d-xpoint-steps-into-the-light/

    2016

  96. [104]

    B. M. Lim, Y. M. Lee, C. S. Yoo, M. Kim, S. J. Kim, S. Kim, J. J. Yang, H.-S. Lee, High-reliability and self-rectifying alkali ion memristor through bottom electrode design and dopant incorporation, ACS Nano 18 (8) (2024) 6373–6386, pMID: 38349619. arXiv:https://doi.org/ 10.10...

    2024 doi

  97. [105]

    M. Kim, S. Lee, S. J. Kim, B. M. Lim, B.-S. Kang, H.-S. Lee, Study on the sodium-doped titania interface-type memristor, ACS Applied Materials & Interfaces 16 (13) (2024) 16453–16461, pMID: 38516695. arXiv:https://doi.org/10.1021/acsami.3c19531, doi: 48 10.1021/acsami.3c19531....

    2024 doi

  98. [106]

    J. M. Correll, L. Jie, S. Song, S. Lee, J. Zhu, W. Tang, L. Wormald, J. Erhardt, N. Breil, R. Quon, et al., An 8-bit 20.7 tops/w multi-level cell reram-based compute engine, in: 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), IEEE, 2022, pp. 264–265

    2022

  99. [107]

    Xue, J.-M

    C.-X. Xue, J.-M. Hung, H.-Y. Kao, Y.-H. Huang, S.-P. Huang, F.- C. Chang, P. Chen, T.-W. Liu, C.-J. Jhang, C.-I. Su, W.-S. Khwa, C.-C. Lo, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, Y.-D. Chih, T.-Y. J. Chang, M.-F. Chang, 16.1 a 22nm 4mb 8b-precision reram computing- in-memory macro...

    2021

  100. [108]

    Hung, C.-X

    J.-M. Hung, C.-X. Xue, H.-Y. Kao, Y.-H. Huang, F.-C. Chang, S.-P. Huang, T.-W. Liu, C.-J. Jhang, C.-I. Su, W.-S. Khwa, C.-C. Lo, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, M.-S. Ho, C.-C. Chou, Y.-D. Chih, T.- Y. J. Chang, M.-F. Chang, A four-megabit compute-in-memory macro with eigh...

    2021 doi

  101. [109]

    Chen, A comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics, IEEE Transactions on Electron Devices 60 (4) (2013) 1318–1326

    A. Chen, A comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics, IEEE Transactions on Electron Devices 60 (4) (2013) 1318–1326. doi:10.1109/ted.2013. 2246791

    2013 doi

  102. [110]

    Shang, M

    L. Shang, M. Adil, R. Madani, C. Pan, Fast linear programming optimization using crossbar-based analog accelerator, in: 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), IEEE, 2020. doi:10.1109/isvlsi49217.2020.00057

    2020

  103. [111]

    B. Liu, H. Li, Y. Chen, X. Li, T. Huang, Q. Wu, M. Barnell, Reduc- tion and ir-drop compensations techniques for reliable neuromorphic computing systems, in: 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), IEEE, 2014. doi:10.1109/iccad. 2014.7001330. 49

    2014

  104. [112]

    Feinberg, R

    B. Feinberg, R. Wong, T. P. Xiao, C. H. Bennett, J. N. Rohan, E. G. Boman, M. J. Marinella, S. Agarwal, E. Ipek, An analog precondi- tioner for solving linear systems (2021). doi:10.1109/hpca51647. 2021.00069

    2021

  105. [113]

    S. Gao, F. Yang, C. Lu, Y. Zhao, Fast algorithms for exact ir drop de-embedding in analog multiply–accumulate computing, IEEE Trans- actions on Electron Devices 69 (11) (2022) 6376–6383. doi:10.1109/ ted.2022.3197105

    2022

  106. [114]

    Chakraborty, M

    I. Chakraborty, M. Ali, A. Ankit, S. Jain, S. Roy, S. Sridharan, A. Agrawal, A. Raghunathan, K. Roy, Resistive crossbars as approx- imate hardware building blocks for machine learning: Opportunities and challenges, Proceedings of the IEEE 108 (12) (2020) 2276–2310. doi:10.1109...

    2020

  107. [115]

    Xiang, P

    Y. Xiang, P. Huang, Y. Zhao, M. Zhao, B. Gao, H. Wu, H. Qian, X. Liu, J. Kang, Impacts of state instability and retention failure of filamentary analog rram on the performance of deep neural network, IEEE Transactions on Electron Devices 66 (11) (2019) 4517–4522.doi: 10.1109/t...

    2019

  108. [116]

    W. Li, X. Sun, S. Huang, H. Jiang, S. Yu, A 40-nm mlc-rram compute- in-memory macro with sparsity control, on-chip write-verify, and temperature-independent adc references, IEEE Journal of Solid-State Circuits 57 (9) (2022) 2868–2877. doi:10.1109/jssc.2022.3163197

    2022

  109. [117]

    doi:10.1038/nmat3510

    doi

  110. [118]

    J.-H. Yoon, M. Chang, W.-S. Khwa, Y.-D. Chih, M.-F. Chang, A. Ray- chowdhury, A 40-nm, 64-kb, 56.67 tops/w voltage-sensing computing- in-memory/digital rram macro supporting iterative write with verifi- cation and online read-disturb detection, IEEE Journal of Solid-State Circ...

    2022

  111. [119]

    J.-H. Yoon, M. Chang, W.-S. Khwa, Y.-D. Chih, M.-F. Chang, A. Raychowdhury, A 40-nm 118.44-tops/w voltage-sensing compute- in-memory rram macro with write verification and multi-bit encod- ing, IEEE Journal of Solid-State Circuits 57 (3) (2022) 845–857. doi:10.1109/jssc.2022.3141370

    2022

  112. [120]

    X. Yan, J. Ma, T. Wu, A. Zhang, J. Wu, M. Chin, Z. Zhang, M. Dubey, W. Wu, M. S.-W. Chen, J. Guo, H. Wang, Reconfigurable stochastic neurons based on tin oxide/mos2 hetero-memristors for simulated an- nealing and the boltzmann machine, Nature Communications 12 (1) (2021). doi:...

    2021 doi

  113. [121]

    J. H. Shin, Y. J. Jeong, M. A. Zidan, Q. Wang, W. D. Lu, Hardware acceleration of simulated annealing of spin glass by rram crossbar array, in: 2018 IEEE International Electron Devices Meeting (IEDM), IEEE,

    2018

  114. [122]

    Ankit, I

    A. Ankit, I. E. Hajj, S. R. Chalamalasetti, G. Ndu, M. Foltin, R. S. Williams, P. Faraboschi, W.-m. W. Hwu, J. P. Strachan, K. Roy, et al., Puma: A programmable ultra-efficient memristor-based accelerator for machine learning inference, in: Proceedings of the twenty-fourth in-...

    2019

  115. [123]

    Ankit, I

    A. Ankit, I. E. Hajj, S. R. Chalamalasetti, S. Agarwal, M. Marinella, M. Foltin, J. P. Strachan, D. Milojicic, W.-M. Hwu, K. Roy, Panther: A programmable architecture for neural network training harnessing energy-efficient reram, IEEE Transactions on Computers 69 (8) (2020) 11...

    2020

  116. [124]

    W. Wang, L. Danial, Y. Li, E. Herbelin, E. Pikhay, Y. Roizin, B. Hoffer, Z. Wang, S. Kvatinsky, A memristive deep belief neural network based on silicon synapses, Nature Electronics 5 (12) (2022) 870–880. doi: 10.1038/s41928-022-00878-9

    2022 doi

  117. [125]

    C. Li, R. M. Roth, C. Graves, X. Sheng, J. P. Strachan, Analog error correcting codes for defect tolerant matrix multiplication in crossbars, in: 2020 IEEE International Electron Devices Meeting (IEDM), IEEE,

    2020

  118. [126]

    R. Mao, B. Wen, M. Jiang, J. Chen, C. Li, Experimentally-validated crossbar model for defect-aware training of neural networks, IEEE Transactions on Circuits and Systems II: Express Briefs 69 (5) (2022) 2468–2472. doi:10.1109/TCSII.2022.3160591. URL https://ieeexplore.ieee.org...

    2022

  119. [127]

    W. Song, M. Rao, Y. Li, C. Li, Y. Zhuo, F. Cai, M. Wu, W. Yin, Z. Li, Q. Wei, S. Lee, H. Zhu, L. Gong, M. Barnell, Q. Wu, P. A. Beerel, M. S.-W. Chen, N. Ge, M. Hu, Q. Xia, J. J. Yang, Programming memristor arrays with arbitrarily high precision for analog computing, Science 3...

    2024 doi

  120. [128]

    Akopyan, J

    F. Akopyan, J. Sawada, A. Cassidy, R. Alvarez-Icaza, J. Arthur, P. Merolla, N. Imam, Y. Nakamura, P. Datta, G.-J. Nam, B. Taba, M. Beakes, B. Brezzo, J. B. Kuang, R. Manohar, W. P. Risk, B. Jack- son, D. S. Modha, Truenorth: Design and tool flow of a 65 mw 1 million neuron pro...

    2015

  121. [129]

    Xue, W.-H

    C.-X. Xue, W.-H. Chen, J.-S. Liu, J.-F. Li, W.-Y. Lin, W.-E. Lin, J.-H. Wang, W.-C. Wei, T.-W. Chang, T.-C. Chang, T.-Y. Huang, H.-Y. Kao, S.-Y. Wei, Y.-C. Chiu, C.-Y. Lee, C.-C. Lo, Y.-C. King, C.-J. Lin, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, M.-F. Chang, 24.1 a 1mb multibit re...

    2019

  122. [130]

    W.-H. Chen, C. Dou, K.-X. Li, W.-Y. Lin, P.-Y. Li, J.-H. Huang, J.-H. Wang, W.-C. Wei, C.-X. Xue, Y.-C. Chiu, Y.-C. King, C.-J. Lin, R.- S. Liu, C.-C. Hsieh, K.-T. Tang, J. J. Yang, M.-S. Ho, M.-F. Chang, Cmos-integrated memristive non-volatile computing-in-memory for ai 52 ed...

    2019

  123. [131]

    B. Yin, F. Corradi, S. M. Boht´ e, Accurate online training of dynamical spiking neural networks through forward propagation through time, Nature Machine Intelligence 5 (5) (2023) 518–527. doi:10.1038/ s42256-023-00650-4 . URL https://www.nature.com/articles/s42256-023-00650-4

    2023

  124. [132]

    Kiani, J

    F. Kiani, J. Yin, Z. Wang, J. J. Yang, Q. Xia, A fully hardware-based memristive multilayer neural network, Science Advances 7 (48) (2021) eabj4801. doi:10.1126/sciadv.abj4801. URL https://www.science.org/doi/10.1126/sciadv.abj4801

    2021 doi

  125. [133]

    J. Cong, Bingjun Xiao, mrfpga: A novel fpga architecture with memristor-based reconfiguration, in: 2011 IEEE/ACM International Symposium on Nanoscale Architectures, IEEE, San Diego, CA, USA, 2011, pp. 1–8. doi:10.1109/NANOARCH.2011.5941476

    2011

  126. [134]

    Z. Dong, Z. Zhou, Z. Li, C. Liu, P. Huang, L. Liu, X. Liu, J. Kang, Convolutional neural networks based on rram devices for image recogni- tion and online learning tasks, IEEE Transactions on Electron Devices 66 (1) (2019) 793–801. doi:10.1109/TED.2018.2882779

    2019

  127. [135]

    Xue, Y.-C

    C.-X. Xue, Y.-C. Chiu, T.-W. Liu, T.-Y. Huang, J.-S. Liu, T.-W. Chang, H.-Y. Kao, J.-H. Wang, S.-Y. Wei, C.-Y. Lee, S.-P. Huang, J.-M. Hung, S.-H. Teng, W.-C. Wei, Y.-R. Chen, T.-H. Hsu, Y.-K. Chen, Y.-C. Lo, T.-H. Wen, C.-C. Lo, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, M.-S. Ho, C...

    2020

  128. [136]

    URL https://www.nature.com/articles/s41928-020-00505-5

    doi:10.1038/s41928-020-00505-5 . URL https://www.nature.com/articles/s41928-020-00505-5

    doi

  129. [137]

    Hinton, The forward-forward algorithm: Some preliminary investi- gations (Dec

    G. Hinton, The forward-forward algorithm: Some preliminary investi- gations (Dec. 2022). arXiv:2212.13345, doi:10.48550/arXiv.2212. 13345

    2022 doi arXiv

  130. [138]

    M. Ren, S. Kornblith, R. Liao, G. Hinton, Scaling forward gradient with local losses (Mar. 2023). arXiv:2210.03310

    2023 arXiv

  131. [139]

    A. Lu, J. Lee, T.-H. Kim, M. A. U. Karim, R. S. Park, H. Simka, S. Yu, High-speed emerging memories for ai hardware accelerators, Nature Reviews Electrical Engineering 1 (1) (2024) 24–34. doi:10. 1038/s44287-023-00002-9 . URL https://www.nature.com/articles/s44287-023-00002-9

    2024

  132. [140]

    X. Yang, H. Yang, J. R. Doppa, P. P. Pande, K. Chakrabartys, H. Li, Essence: Exploiting structured stochastic gradient pruning for endurance-aware reram-based in-memory training systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 (7) (2023...

    2023

  133. [141]

    Huang, Z

    P. Huang, Z. Li, Z. Dong, R. Han, Z. Zhou, D. Zhu, L. Liu, X. Liu, J. Kang, Binary resistive-switching-device-based electronic synapse with spike-rate-dependent plasticity for online learning, ACS Applied Electronic Materials 1 (6) (2019) 845–853. doi:10.1021/acsaelm. 9b00011. 53

    2019 doi

  134. [145]

    C. Yang, X. Wang, Z. Zeng, Full-circuit implementation of transformer network based on memristor, IEEE Transactions on Circuits and Sys- tems I: Regular Papers 69 (4) (2022) 1395–1407. doi:10.1109/TCSI. 2021.3136355

    2022

  135. [146]

    Wen, J.-M

    T.-H. Wen, J.-M. Hung, W.-H. Huang, C.-J. Jhang, Y.-C. Lo, H.-H. Hsu, Z.-E. Ke, Y.-C. Chen, Y.-H. Chin, C.-I. Su, W.-S. Khwa, C.-C. Lo, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, M.-S. Ho, C.-C. Chou, Y.-D. Chih, T.-Y. J. Chang, M.-F. Chang, Fusion of memristor and digi- tal compute-...

    2024 doi

  136. [2018]

    doi:10.1109/iedm.2018.8614698

    2018

  137. [2020]

    doi:10.1109/iedm13553.2020.9371978

    2020

  138. [2385]

    URL https://www.ncbi.nlm.nih.gov/pubmed/29921923

    doi:10.1038/s41467-018-04484-2 . URL https://www.ncbi.nlm.nih.gov/pubmed/29921923

Pith tools

Reviewed August 10, 2026 · model on record in the stance chip above.