pith. sign in

arxiv: 1706.09764 · v1 · pith:XQ6ASVJRnew · submitted 2017-06-29 · 💻 cs.IT · math.IT

Multi-tap Digital Canceller for Full-Duplex Applications

classification 💻 cs.IT math.IT
keywords self-interferencedigitalarchitectureauxiliarynoisephasecancellermulti-tap
0
0 comments X
read the original abstract

We identify phase noise as a bottleneck for the performance of digital self-interference cancellers that utilize a single auxiliary receiver---single-tap digital cancellers---and operate in multipath propagation environments. Our analysis demonstrates that the degradation due to phase noise is caused by a mismatch between the analog delay of the auxiliary receiver and the different delays of the multipath components of the self-interference signal. We propose a novel multi-tap digital self-interference canceller architecture that is based on multiple auxiliary receivers and a customized Normalized-Least-Mean-Squared (NLMS) filtering for self-interference regeneration. Our simulation results demonstrate that our proposed architecture is more robust to phase noise impairments and can in some cases achieve 10~dB larger self-interference cancellation than the single-tap architecture.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.