pith. sign in

arxiv: 1609.03384 · v2 · pith:XSIIAU6Pnew · submitted 2016-09-12 · ⚛️ physics.ins-det · cond-mat.supr-con

Thermal analysis of Josephson junctions array in cryocooler

classification ⚛️ physics.ins-det cond-mat.supr-con
keywords thermalchipconductioncryogenicsinterfacejosephsonjunctionsoperation
0
0 comments X
read the original abstract

Complex cryogenics is still a strong limitation to the spread of quantum voltage standards and cryogen-free operation is then particularly interesting for Josephson standards. The main difficulties in He-free refrigeration are related to chip thermalization. We tested different solutions and interface materials between the chip and the cooling surface, to improve thermal conduction. Some junctions were chosen as elements to dissipate electrical power, while some others were operated as on-chip temperature sensors. Indium foil between chip and Cu support was demonstrated to provide a good thermal interface suitable for programmable voltage standard operation. However, thermal conduction can be further increased by thermal contacting the chip at the top. Finally, general physical constraints in vacuum thermal contacts are analyzed in terms of known properties of thermal interfaces at cryogenics temperatures.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.