Citation notice #10909 · 2026-09-10 06:33:56.359035+00:00

Performance Characterization of SPEC CPU 2026 on AMD EPYC 9755 Processor

cites Memory hierarchy characterization of spec cpu2006 and spec cpu2017 on the intel xeon skylake-sp,, which carries a correction notice dated 2024-05-09. One-hop deterministic notice: the citation edge exists in the Pith bibliography graph; no model judged whether the citation was load-bearing.

This is not a judgment on the citing paper.

Citing paper Event page Original DOI Notice DOI File a formal challenge All reference changes

01Evidence

Raw extraction · citation context · bibliography index 14

Pistole, W. Li, and M. McCabe, ""zen 5": The amd high-performance 4nm x86-64 microprocessor [14] A. Navarro-Torres, J. Alastruey-Benedé, P. Ibáñez-Marín, and V. Viñals-Yúfera, "Memory hierarchy characterization of spec cpu2006 and spec cpu2017 on the intel xeon skylake-sp, "PLOS ONE, vol. 14, no. 8, pp. 1-24, 08 2019. [Online]. Available: https://doi.org/10.1371/journal.pone.0220135 [15] R. Panda, S. Song, J. Dean, and L. K. John, "Wait of a decade: Did spec cpu 2017 broaden the performance horizon?" in2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), 2018, pp. 271-282. [Online]. Available: https://doi.org/10.1109/HPCA.2018.00032 [16] A. Phansalkar, A. Joshi, and L. K. John, "Subsetting the spec cpu2006 benchmark suite, "SIGARCH Comput.

Parser render (TeX stripped for reading; raw above is the evidence)

Pistole, W. Li, and M. McCabe, ""zen 5": The amd high-performance 4nm x86-64 microprocessor [14] A. Navarro-Torres, J. Alastruey-Benedé, P. Ibáñez-Marín, and V. Viñals-Yúfera, "Memory hierarchy characterization of spec cpu2006 and spec cpu2017 on the intel xeon skylake-sp, "PLOS ONE, vol. 14, no. 8, pp. 1-24, 08 2019. [Online]. Available: https://doi.org/10.1371/journal.pone.0220135 [15] R. Panda, S. Song, J. Dean, and L. K. John, "Wait of a decade: Did spec cpu 2017 broaden the performance horizon?" in2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), 2018, pp. 271-282. [Online]. Available: https://doi.org/10.1109/HPCA.2018.00032 [16] A. Phansalkar, A. Joshi, and L. K. John, "Subsetting the spec cpu2006 benchmark suite, "SIGARCH Comput

02Event

Type

Correction

Source

Crossref

Original DOI

10.1371/journal.pone.0220135

Notice DOI

10.1371/journal.pone.0303712

Date

2024-05-09

Title

Correction: Memory hierarchy characterization of SPEC CPU2006 and SPEC CPU2017 on the Intel Xeon Skylake-SP

Reasons

['Correction']

Work

Memory hierarchy characterization of spec cpu2006 and spec cpu2017 on the intel xeon skylake-sp, (2019)

Schema constants (for re-runners): correction · crossref

03Dispute this notice

If this citation does not depend on the flagged claim, or the event is wrong, say so. Disputes are public. For a signed challenge against the paper itself, use the formal challenge form.