pith. sign in

arxiv: 1012.3317 · v1 · pith:B3VPBE3Bnew · submitted 2010-12-15 · ❄️ cond-mat.mes-hall · cond-mat.mtrl-sci

Enhanced Logic Performance with Semiconducting Bilayer Graphene Channels

classification ❄️ cond-mat.mes-hall cond-mat.mtrl-sci
keywords graphenelogicenhancedbilayerchannelscurrentlargesemiconducting
0
0 comments X
read the original abstract

Realization of logic circuits in graphene with an energy gap (EG) remains one of the main challenges for graphene electronics. We found that large transport EGs (>100 meV) can be fulfilled in dual-gated bilayer graphene underneath a simple alumina passivation top gate stack, which directly contacts the graphene channels without an inserted buffer layer. With the presence of EGs, the electrical properties of the graphene transistors are significantly enhanced, as manifested by enhanced on/off current ratio, subthreshold slope and current saturation. For the first time, complementary-like semiconducting logic graphene inverters are demonstrated that show a large improvement over their metallic counterparts. This result may open the way for logic applications of gap-engineered graphene.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.