Pith. sign in

REVIEW 5 cited by

Faster and shorter synthesis of Hamiltonian simulation circuits

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2404.03280 v1 pith:ZWYC444Y submitted 2024-04-04 quant-ph cs.DM

classification quant-phcs.DM
keywords circuitsheuristicsdeptheitherentanglinggateshamiltonianquantum
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

We devise greedy heuristics tailored for synthesizing quantum circuits that implement a specified set of Pauli rotations. Our heuristics are designed to minimize either the count of entangling gates or the depth of entangling gates, and they can be adjusted to either maintain or loosen the ordering of rotations. We present benchmark results demonstrating a depth reduction of up to a factor of 4 compared to the current state-of-the-art heuristics for synthesizing Hamiltonian simulation circuits. We also show that these heuristics can be used to optimize generic quantum circuits by decomposing and resynthesizing them.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 5 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Toward Minimum Graphic Parity Networks

    quant-ph 2025-09 conditional novelty 7.0 of 10

    The minimum size of a graphic parity network for a connected graph is at least m+n-1, rising to m+Omega(n^1.5) for graphs with no short cycles, and a randomized construction achieves m+O(n^1.5 sqrt(log n)).

  2. A generic multi-Pauli compilation framework for limited connectivity

    quant-ph 2024-12 conditional novelty 7.0 of 10

    A Clifford-tableau-like representation enables simultaneous implementation of multiple non-commuting Pauli exponentials, reducing CNOT counts for VQE circuits on limited-connectivity hardware.

  3. Efficient Compilation for Hamiltonian Simulation via Global Binary Symplectic Form Simplification

    quant-ph 2026-08 conditional novelty 6.0 of 10

    A greedy tableau-based compiler that simplifies all Pauli rotations simultaneously and reschedules the emitted blocks cuts two-qubit gate count by 59% and two-qubit depth by 91% on average over 100 HamLib Hamiltonians.

  4. Clifford and Non-Clifford Splitting in Quantum Circuits: Applications and ZX-Calculus Detection Procedure

    quant-ph 2025-04 conditional novelty 5.0 of 10

    A ZX-calculus border detection algorithm splits Clifford+T circuits into Clifford and non-Clifford parts, enabling limited speedups in statevector simulation, VQE, and expectation value estimation.

  5. Quantum Compiler Design for Qubit Mapping and Routing: A Cross-Architectural Survey of Superconducting, Trapped-Ion, and Neutral Atom Systems

    quant-ph 2025-05 conditional novelty 4.0 of 10

    A cross-architectural survey that categorizes qubit mapping and routing compilers for superconducting, trapped-ion, and neutral atom quantum hardware.

Pith tools