REVIEW
High-Performance Carbon Nanotube Transistors on SrTiO3/Si Substrates
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
High-Performance Carbon Nanotube Transistors on SrTiO3/Si Substrates
read the original abstract
Single-walled carbon nanotubes (SWNTs) have been grown via chemical vapor deposition on high-kappa dielectric SrTiO3/Si substrates, and high-performance semiconducting SWNT field-effect transistors have been fabricated using the thin SrTiO3 as gate dielectric and Si as gate electrode. The transconductance per channel width is 8900 S/m. The high transconductance cannot be explained by the increased gate capacitance; it is proposed that the increased electric field at the nanotube-electrode interface due to the high-kappa SrTiO3 decreases or eliminates the nanotube-electrode Schottky barrier.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.