REVIEW
Device Improvement and Circuit Performance Evaluation of complete SiGe Double Gate Tunnel FETs
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
Device Improvement and Circuit Performance Evaluation of complete SiGe Double Gate Tunnel FETs
read the original abstract
In recent part extensive simulation work has already been done on TFETs. However this is limited to device performance analysis. Evaluation of circuit performance is a topic that is very little touched. This is due to the non availability of compact models of Tunnel FETs in the commercial simulator. In our paper for the first time we perform the circuit analysis of tunnel FETs (extended channel TFETs), we test them over basic digital circuit. We generate the TFET models by using the model editor in Orcad. Extensive circuit simulation is then performed by using these models in the Pspice circuit design. Performance of extended channel double gate TFET is evaluated on the grounds of power and delay in inverter, nand gate, nor gate and ring oscillator. Before that we perform device analysis of double gate extended channel TFETs, extended channel has been tried before on SOI TFETs we try it for the first time on double gate Si1-xGex TFETs. We even look at the effect of introducing Si layer. The performance of this device is compared for different Ge mole fraction and also with MOSFETs
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.