Pith. sign in

REVIEW 1 cited by

Simulating Quantum Computers Using OpenCL

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1805.00988 v2 pith:7QVOI47N submitted 2018-05-02 quant-ph

classification quant-ph
keywords quantumdevicessimulationalgorithmscomputingmanyopenclstill
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Quantum computing is an emerging technology, promising a paradigm shift in computing, and allowing for speedups in many different problems. However, quantum devices are still in their early stages, most with only a small number qubits. This places a reliance on simulation to develop quantum algorithms and to verify these devices. While there exists many algorithms for the simulation of quantum circuits, there is (at the time of writing) no tools which use OpenCL to parallelize this simulation, thereby taking advantage of devices such as GPUs while still remaining portable. In this paper, such a tool is described, including optimizations in areas such as gate application. This leads to a new approach that outperforms other popular state vector based simulators. An implementation of the proposed simulator is available at https://qcgpu.github.io.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Optimising Iteration Scheduling for Full-State Vector Simulation of Quantum Circuits on FPGAs

    quant-ph 2024-11 conditional novelty 4.0 of 10

    A bit-insertion formula for controlled-gate iteration indices reduces scheduled kernel iterations, giving up to about 7x speedup for control-heavy circuits on FPGAs.

Pith tools