Pith. sign in

REVIEW 1 cited by

Building Blocks of a Flip-Chip Integrated Superconducting Quantum Processor

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2112.02717 v2 pith:3EWETBUC submitted 2021-12-06 quant-ph

classification quant-ph
keywords flip-chipquantumqubitschipdeviceexceedingfidelitiesgate
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
abstract

We have integrated single and coupled superconducting transmon qubits into flip-chip modules. Each module consists of two chips -- one quantum chip and one control chip -- that are bump-bonded together. We demonstrate time-averaged coherence times exceeding $90\,\mu s$, single-qubit gate fidelities exceeding $99.9\%$, and two-qubit gate fidelities above $98.6\%$. We also present device design methods and discuss the sensitivity of device parameters to variation in interchip spacing. Notably, the additional flip-chip fabrication steps do not degrade the qubit performance compared to our baseline state-of-the-art in single-chip, planar circuits. This integration technique can be extended to the realisation of quantum processors accommodating hundreds of qubits in one module as it offers adequate input/output wiring access to all qubits and couplers.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Design of Advanced Readout and System-on-Chip Analog Circuits for Quantum Chip

    quant-ph 2025-06 reject novelty 4.0 of 10

    A proposed JPA gain-profile co-design aims to remove Purcell filters from superconducting readout, together with a low-power CMOS SoC receiver, both supported only by simulation.

Pith tools