Pith. sign in

Paper Citation Record · LEDGER

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback

As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2411.11856.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2411.11856 v3

Coverage vector

measured 0 of 0 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links

measured 2 of 2 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-09T06:31:02.800959+00:00

measured 2 of 2 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links, observed 2026-08-05T13:48:50.248872Z

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: pith, observed 2026-07-08T21:15:38.970353Z

Reference resolution

0 of 0 outbound references displayed

  • verified exact0
  • verified fuzzy0
  • unresolved0
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

No outbound reference observations are available for this paper version.

Pith citing papers

Observation 5e6352e0-16f5-4a57-b8a7-a02920fdcb32 · inbound

PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation cites this paper.

PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback

Reference 4

Resolution
verified exact
local_arxiv, observed 2026-07-08T21:15:38.971556Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-07-11T11:50:26.030339Z digest=sha256:2799ad25db645f14e2b77b95e0664d90dbf2776c7b7a58e940482f5ba056cdba

Observation 66149bba-21a0-4295-85da-74b962e40dce · inbound

AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits cites this paper.

AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback

Reference 2024

Resolution
unresolved
no resolver link, observed 2026-08-05T13:48:50.248872Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-05T13:48:50.248872Z digest=sha256:b4b24be9b29fe82002155c991095f2f48b511b8ed0417f5728b906c6fa0c8e04