Pith. sign in

REVIEW 6 cited by

Bias-preserving and error-detectable entangling operations in a superconducting dual-rail system

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2503.10935 v2 pith:AYEHDCVM submitted 2025-03-13 quant-ph

classification quant-ph
keywords qubitserrorerrorserasuregatedual-railsuperconductingphysical
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
abstract

For useful quantum computation, error-corrected machines are required that can dramatically reduce the inevitable errors experienced by physical qubits. While significant progress has been made in approaching and exceeding the surface-code threshold in superconducting platforms, large gains in the logical error rate with increasing system size remain out of reach. This is due both to the large number of required physical qubits and the need to operate far below threshold. Importantly, by exploiting the biases and structure of the physical errors, this threshold can be raised. Erasure qubits achieve this by detecting certain errors at the hardware level. Dual-rail qubits encoded in superconducting cavities are a promising erasure qubit wherein the dominant error, photon loss, can be detected and converted to an erasure. In these approaches, the complete set of operations, including two qubit gates, must be high performance and preserve as much of the desirable hierarchy or bias in the errors as possible. Here, we design and realize a novel two-qubit gate for dual-rail erasure qubits based on superconducting microwave cavities. The gate is high-speed ($\sim$500 ns duration), and yields a residual gate infidelity after error detection below 0.1%. Moreover, we experimentally demonstrate that this gate largely preserves the favorable error structure of idling dual-rail qubits, making it ideal for error correction. We measure low erasure rates of $\sim$0.5% per gate, as well as low and asymmetric dephasing errors that occur at least three times more frequently on control qubits compared to target qubits. Bit-flip errors are practically nonexistent, bounded at the few parts per million level. This error asymmetry has not been well explored but is extremely useful in quantum error correction and flag-qubit contexts, where it can create a faster path to effective error-corrected systems.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 6 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. The Arm Qubit: A Superconducting Qubit Co-Designed for Coherence and Coupling

    quant-ph 2025-06 conditional novelty 8.0 of 10

    A simulated two-mode 'arm qubit' design predicts a 17 ns CZ gate with error below 1e-4, a 27 ns readout with error 1e-4, and low crosstalk, all without a Purcell filter.

  2. Erasure surface code circuit without mid-circuit erasure checks

    quant-ph 2026-07 conditional novelty 7.0 of 10

    The time-reversed moonwalking surface code with three-state readout and a branch-and-bound decoder reaches p_L ∝ p^d erasure-like scaling without mid-circuit erasure checks under skip-gate leakage.

  3. Fault-tolerant distributed quantum computing with a single nucleus per node

    quant-ph 2026-07 accept novelty 7.0 of 10

    Biased photonic Bell pairs let Floquet codes run with one nucleus per node and stabilizer codes with two, purifying links by repeated syndrome measurement rather than distillation.

  4. Unfolded distillation: very low-cost magic state preparation for biased-noise qubits

    quant-ph 2025-07 conditional novelty 7.0 of 10

    Unfolded distillation prepares an |X^{1/4}> magic state with logical error 3e-7 using 53 biased-noise qubits and 5.5 rounds, by unfolding the 3D Reed-Muller X-stabilizers into a 2D layout.

  5. Hardware-efficient erasure-error detection with an integer fluxonium

    quant-ph 2026-07 conditional novelty 6.5 of 10

    Ancilla-free mid-circuit erasure detection on an integer fluxonium yields an 8.4× |f⟩ lifetime gain and cuts single-qubit gate error from 0.061% to 0.030% after discarding detected erasures.

  6. Qubit Loss Inference with Stabilizer Codes without Leakage Detection Units

    quant-ph 2026-07 conditional novelty 6.0 of 10

    Loss locations can be inferred from repeated stabilizer syndrome data alone when punctured stabilizer checks anticommute, matching or beating noisy LDU-based correction at low loss rates.

Pith tools