Pith. sign in

REVIEW 2 major objections 1 minor 3 cited by

Two kinds of correlated errors in superconducting qubits—one from radiation, one from fridge vibrations—can be separated by time, space, and frequency signatures, and both fall when the junction gap exceeds the qubit energy.

Reviewed by Pith at T0; open to challenge. T0 means a machine referee read the full paper against a public rubric. the ladder, T0–T4 →

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗

T0 review · grok-4.5

2026-07-14 20:24 UTC pith:HIYKHJY6

load-bearing objection Interesting abstract on separating radiation vs pulse-tube correlated errors, but the supplied full text is the wrong paper, so the claims stay unauditable. the 2 major comments →

arxiv 2603.16494 v2 pith:HIYKHJY6 submitted 2026-03-17 quant-ph

Distinguishing types of correlated errors in superconducting qubits

Hannah P. Binney , H. Douglas Pinckney , Kate Azar , Patrick M. Harrington , Shantanu Jha , Mingyu Li , Jiatong Yang , Felipe Contipelli
show 10 more authors
Ren\'ee DePencier Pi\~nero Michael Gingras Bethany M. Niedzielski Hannah Stickler Mollie E. Schwartz Jeffrey A. Grover Max Hays Kyle Serniak Joseph A. Formaggio William D. Oliver
This is my paper
classification quant-ph
keywords superconducting qubitscorrelated errorsquasiparticlespulse tube vibrationsgap engineeringquantum error correctionJosephson junctionstransmon arrays
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

Correlated errors that hit several superconducting qubits together threaten quantum error correction. This work measures two such error classes on the same device: one driven by ionizing radiation that raises quasiparticle density and tunneling across Josephson junctions, and another tied to mechanical vibrations from the dilution refrigerator’s pulse tube. The authors show that the two classes leave distinct fingerprints in time, space, and frequency, so they can be sorted and mitigated differently. Accelerometer data link the second class to pulse-tube motion. Devices whose superconducting gap difference across the junction is larger than the qubit energy show lower rates of both error types, suggesting gap engineering protects against vibration-induced errors as well as radiation-induced ones.

Core claim

On a single superconducting-qubit device the authors resolve two distinct families of correlated errors—one attributable to ionizing radiation via quasiparticle tunneling, the other to pulse-tube mechanical vibrations—and demonstrate that the families are separable by their temporal, spatial, and spectral signatures; both rates are reduced when the gap difference across the Josephson junction exceeds the qubit energy.

What carries the argument

A multi-domain classifier that separates the two error classes by their temporal, spatial, and frequency-domain features, combined with gap engineering (gap difference across the JJ larger than the qubit energy) that suppresses both classes.

Load-bearing premise

The claim that gap engineering itself protects against the vibration-linked errors rests on the assumption that the rate drop is caused by the gap design rather than by uncontrolled fabrication or packaging differences between the two device groups.

What would settle it

A controlled side-by-side comparison of otherwise identical chips that differ only in the engineered gap difference, with simultaneous accelerometer and radiation monitoring, would show whether the vibration-linked error rate still drops when the gap exceeds the qubit energy.

Watch this falsifier. Get emailed when new claim-graph text bears on it.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit.

Referee Report

2 major / 1 minor

Summary. The submitted abstract claims an experimental study of two classes of correlated errors in superconducting transmon arrays: radiation-induced quasiparticle tunneling events and pulse-tube (PT) mechanical-vibration events. It asserts that the two classes can be separated by temporal, spatial, and frequency-domain signatures (with accelerometer cross-correlation for the PT class), and that both rates are reduced when the superconducting-gap difference across the Josephson junction exceeds the qubit energy. The body of the manuscript supplied for review, however, is an unrelated systems paper (ETM2) on repurposing Arm CoreSight ETM hardware for memory-bandwidth regulation on multicore SoCs. No qubit methods, device parameters, event-selection cuts, spatial maps, spectra, accelerometer data, or gap-engineering controls appear in the provided full text.

Significance. If the abstract’s claims were supported by the missing experimental content, the work would be of clear interest to the superconducting-qubit and QEC communities: a practical, multi-domain classifier for two known sources of correlated errors, plus evidence that gap engineering may mitigate vibration-linked as well as radiation-linked errors. Those contributions cannot be assessed from the material actually supplied.

major comments (2)
  1. Manuscript identity mismatch: the title, abstract, and arXiv identifier (2603.16494, quant-ph) describe a superconducting-qubit correlated-error study, but the full text is the ETM2 memory-bandwidth-regulation paper (Arm CoreSight, MemGuard/MemPol comparison, SD-VBS evaluation). No section, figure, table, or equation of the qubit experiment is present. Central claims (event classification, accelerometer correlation, gap-engineering reduction of both error classes) are therefore unauditable.
  2. Because the correct full text is absent, load-bearing experimental elements cannot be checked: event-selection cuts and statistical significance for the two error classes; spatial maps and frequency-domain features used for attribution; strength and controls of the accelerometer–error correlation; and whether the two device cohorts (gap difference less than vs greater than qubit energy) differ only in gap engineering or also in uncontrolled fabrication/packaging variables. The abstract’s suggestion that gap engineering protects against PT-induced errors remains an untested causal claim under the supplied material.
minor comments (1)
  1. Once the correct qubit manuscript is provided, standard presentation checks (figure readability of spatial maps and spectra, definition of rate units, explicit statement of device counts and run times) will still be needed; they are not actionable on the current text.

Circularity Check

0 steps flagged

No circular derivation: abstract describes experimental classification of two error classes by independent physical signatures, not a self-referential prediction chain.

full rationale

The supplied full-text block is the unrelated ETM2 memory-bandwidth paper (arXiv:2603.16490), so only the qubit abstract (arXiv:2603.16494) can be audited. That abstract reports an experimental measurement campaign: two error classes are observed on the same device, attributed to ionizing radiation (QP tunneling) and pulse-tube vibration by temporal/spatial/frequency features plus accelerometer correlation, and both rates are lower on gap-engineered devices. No equation, fitted parameter, uniqueness theorem, or self-citation is used to force a 'prediction' from its own inputs. Distinguishing events by the features that define the classes is ordinary experimental labeling, not the self-definitional or fitted-input circularity patterns targeted here. Score 0; steps empty.

Axiom & Free-Parameter Ledger

0 free parameters · 4 axioms · 0 invented entities

Abstract-only review of a quantum-hardware experiment. Load-bearing background is standard condensed-matter / circuit-QED domain knowledge (quasiparticle generation by ionizing radiation, tunneling across JJs when gap asymmetry is small, mechanical vibration coupling to qubits via the fridge). No free parameters or invented particles are introduced in the abstract; the main ad-hoc element is the operational definition of the two error classes via the features used to separate them.

axioms (4)
  • domain assumption Ionizing radiation increases quasiparticle density in superconducting films, raising the rate of QP tunneling across Josephson junctions and producing spatially/temporally correlated qubit errors.
    Stated as established mechanism in the abstract; not re-derived here.
  • domain assumption Pulse-tube cooler operation in dry dilution refrigerators produces mechanical vibrations that are a known source of correlated qubit errors.
    Cited as known; used to attribute the second error class.
  • domain assumption When the superconducting gap difference across the JJ exceeds the qubit energy, radiation-induced QP errors are mitigated (gap engineering).
    Prior result the abstract builds on; extended here to PT-linked errors.
  • ad hoc to paper Temporal, spatial, and frequency-domain signatures of error bursts are sufficient to assign events to radiation vs PT origin.
    This is the paper's discrimination method; its validity is an experimental claim of the work itself.

pith-pipeline@v1.1.0-grok45 · 18123 in / 2601 out tokens · 31389 ms · 2026-07-14T20:24:42.685926+00:00 · methodology

0 comments
read the original abstract

Errors in superconducting qubits that are correlated in time and space can pose problems for quantum error correction codes. Radiation from cosmic and terrestrial sources can increase the quasiparticle (QP) density in a superconducting qubit device, resulting in an increased rate of QPs tunneling across proximal Josephson junctions (JJs) and causing correlated errors. Mechanical vibrations, such as those induced by the pulse tube (PT) in a dry dilution refrigerator, are also a known source of correlated errors. We measure two types of errors in the same device, linking the first to ionizing radiation and the second to PT operation. We present a method for distinguishing these two types of errors by their temporal, spatial, and frequency domain features, enabling physically motivated error-mitigation strategies. We also present accelerometer data to study the correlation between PT-induced vibrations and the errors. We measure arrays of transmon qubits where the difference in superconducting gap across the JJ is less than the qubit energy, as well as those where the gap is greater than the qubit energy, which has been shown to mitigate radiation-induced errors. The rate of both types of errors is reduced in these latter devices, suggesting that gap engineering is also protective against PT-induced errors.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 3 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Better Pauli Channel Learning with Maximum Likelihood Estimation

    quant-ph 2026-06 unverdicted novelty 6.0

    MLE for 1D-local sparse Pauli-Lindblad channels reduces to an efficient Bayesian network computation, yielding improved tomography.

  2. Measuring quasiparticle dynamics for particle impact reconstruction in a superconducting qubit chip

    quant-ph 2026-04 unverdicted novelty 6.0

    A statistical framework models quasiparticle recombination and trapping in transmon qubits after particle impacts, enabling energy reconstruction of impacts through phonon-linked correlated relaxations that match Mont...

  3. Tolerating Device Failure in Distributed Quantum Computing

    quant-ph 2026-05 unverdicted novelty 5.0

    Distributed toric and hyperbolic Floquet codes maintain logical error suppression when entire nodes fail at low rates, with the toric code outperforming a monolithic device below 0.05% physical error rate for node fai...

Reference graph

Works this paper leans on

43 extracted references · 13 canonical work pages · cited by 3 Pith papers

  1. [1]

    Arm Memory System Resource Partitioning and Monitoring (MPAM) System Component Specification,

    Arm, “Arm Memory System Resource Partitioning and Monitoring (MPAM) System Component Specification,” https://developer.arm.com/ docs/ihi0099/ Accessed: 2025-11-11

    2025

  2. [2]

    Analyzing Arm’s MPAM from the perspective of time predictability,

    M. Zini, D. Casini, and A. Biondi, “Analyzing Arm’s MPAM from the perspective of time predictability,”IEEE Trans. Computers, vol. 72, no. 1, pp. 168–182, 2023. [Online]. Available: https: //doi.org/10.1109/TC.2022.3202720

    work page doi:10.1109/tc.2022.3202720 2023

  3. [3]

    A Closer Look at Intel Resource Director Technology (RDT),

    P. Sohal, M. Bechtel, R. Mancuso, H. Yun, and O. Krieger, “A Closer Look at Intel Resource Director Technology (RDT),” in Proceedings of the 30th International Conference on Real-Time Networks and Systems (RTNS), 2022, p. 127–139. [Online]. Available: https://doi.org/10.1145/3534879.3534882

    doi:10.1145/3534879.3534882 2022

  4. [4]

    MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms,

    H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha, “MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms,” in2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013, pp. 55–64. [Online]. Available: https://doi.org/10.1109/RTAS.2013.6531079

    work page doi:10.1109/rtas.2013.6531079 2013

  5. [5]

    Memory Bandwidth Management for Efficient Performance Isolation in Multi- Core Platforms,

    H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha, “Memory Bandwidth Management for Efficient Performance Isolation in Multi- Core Platforms,”IEEE Transactions on Computers, vol. 65, no. 2, p. 562–576, 2016. [Online]. Available: https://doi.org/10.1109/TC.2015. 2425889

    work page doi:10.1109/tc.2015 2016

  6. [6]

    Memguard: A memory band- with management in mixed criticality virtualized systems memguard KVM scheduling,

    N. Dagieu, A. Spyridakis, and D. Raho, “Memguard: A memory band- with management in mixed criticality virtualized systems memguard KVM scheduling,” in10th Int. Conf. on Mobile Ubiquitous Comput., Syst., Services and Technologies (UBICOMM), 2016

    2016

  7. [7]

    Memory Utilization-Based Dynamic Bandwidth Regulation for Temporal Isolation in Multi-Cores ,

    A. Saeed, D. Dasari, D. Ziegenbein, V . Rajasekaran, F. Rehm, M. Pressler, A. Hamann, D. Mueller-Gritschneder, A. Gerstlauer, and U. Schlichtmann, “Memory Utilization-Based Dynamic Bandwidth Regulation for Temporal Isolation in Multi-Cores ,” in2022 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2022, p. 133–145. [Online]. Avail...

    arXiv 2022

  8. [8]

    Mempol: Policing core memory bandwidth from outside of the cores,

    A. Zuepke, A. Bastoni, W. Chen, M. Caccamo, and R. Mancuso, “Mempol: Policing core memory bandwidth from outside of the cores,” in29th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2023, San Antonio, TX, USA, May 9-12, 2023. IEEE, 2023, pp. 235–248. [Online]. Available: https://doi.org/10.1109/RTAS58335.2023.00026

    doi:10.1109/rtas58335.2023.00026 2023

  9. [9]

    Coherence-aided memory bandwidth regulation,

    I. Izhbirdeev, D. Hoornaert, W. Chen, A. Zuepke, Y . Hammad, M. Caccamo, and R. Mancuso, “Coherence-aided memory bandwidth regulation,” inIEEE Real-Time Systems Symposium, RTSS 2024, York, UK, December 10-13, 2024. IEEE, 2024, pp. 322–335. [Online]. Available: https://doi.org/10.1109/RTSS62706.2024.00035

    doi:10.1109/rtss62706.2024.00035 2024

  10. [10]

    Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6,

    Arm, “Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6,” https://developer.arm.com/docs/ihi0064/ Accessed: 2025- 11-09

    2025

  11. [11]

    Arm CoreSight Architecture Specification,

    ——, “Arm CoreSight Architecture Specification,” https://developer. arm.com/docs/ihi0029/ Accessed: 2025-11-09

    2025

  12. [12]

    Supporting temporal and spatial isolation in a hypervisor for ARM multicore platforms,

    P. Modica, A. Biondi, G. Buttazzo, and A. Patel, “Supporting temporal and spatial isolation in a hypervisor for ARM multicore platforms,” in2018 IEEE International Conference on Industrial Technology (ICIT), 2018, pp. 1651–1657. [Online]. Available: https: //doi.org/10.1109/ICIT.2018.8352429

    work page doi:10.1109/icit.2018.8352429 2018

  13. [13]

    Bao: A Lightweight Static Partitioning Hypervisor for Modern Multi-Core Embedded Systems,

    J. Martins, A. Tavares, M. Solieri, M. Bertogna, and S. Pinto, “Bao: A Lightweight Static Partitioning Hypervisor for Modern Multi-Core Embedded Systems,” inWorkshop on Next Generation Real-Time Embedded Systems (NG-RES 2020), ser. OpenAccess Series in Informatics (OASIcs), M. Bertogna and F. Terraneo, Eds., vol. 77. Dagstuhl, Germany: Schloss Dagstuhl–Le...

    2020

  14. [14]

    Denial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention,

    M. Bechtel and H. Yun, “Denial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention,” in2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2019, p. 357–367. [Online]. Available: https://doi.org/10.1109/RTAS.2019.00037

    doi:10.1109/rtas.2019.00037 2019

  15. [15]

    E-WarP: A System- wide Framework for Memory Bandwidth Profiling and Management,

    P. Sohal, R. Tabish, U. Drepper, and R. Mancuso, “E-WarP: A System- wide Framework for Memory Bandwidth Profiling and Management,” in2020 IEEE Real-Time Systems Symposium (RTSS), 2020. [Online]. Available: https://doi.org/10.1109/RTSS49844.2020.00039

    work page doi:10.1109/rtss49844.2020.00039 2020

  16. [16]

    ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service,

    Arm, “ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service,” https://developer.arm.com/docs/dsu0026/ Accessed: 2025-11-11

    2025

  17. [17]

    Towards predictable execution model on ARM-based heterogeneous platforms,

    P. Houdek, M. Sojka, and Z. Hanz ´alek, “Towards predictable execution model on ARM-based heterogeneous platforms,” in2017 IEEE 26th International Symposium on Industrial Electronics (ISIE), 2017, pp. 1297–1302. [Online]. Available: https://doi.org/10.1109/ISIE.2017. 8001432

    work page doi:10.1109/isie.2017 2017

  18. [18]

    Leveraging Hardware QoS to Control Contention in the Xilinx Zynq UltraScale+ MPSoC,

    A. Serrano-Cases, J. M. Reina, J. Abella, E. Mezzetti, and F. J. Cazorla, “Leveraging Hardware QoS to Control Contention in the Xilinx Zynq UltraScale+ MPSoC,” in33rd Euromicro Conference on Real-Time Systems (ECRTS 2021), ser. Leibniz International Proceedings in Informatics (LIPIcs), B. B. Brandenburg, Ed., vol. 196. Dagstuhl, Germany: Schloss Dagstuhl ...

    2021

  19. [19]

    Profiling and controlling I/O-related memory contention in COTS heterogeneous platforms,

    M. Zini, G. Cicero, D. Casini, and A. Biondi, “Profiling and controlling I/O-related memory contention in COTS heterogeneous platforms,” Software: Practice and Experience, vol. 52, no. 5, pp. 1095–1113, 2022. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/spe. 3053

    doi:10.1002/spe 2022

  20. [20]

    Predictable Memory Bandwidth Regulation for DynamIQ Arm Systems,

    A. Pradhan, D. Ottaviano, Y . Jiang, H. Huang, J. Zhang, A. Zuepke, A. Bastoni, and M. Caccamo, “Predictable Memory Bandwidth Regulation for DynamIQ Arm Systems,” in31st IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2025, Singapore, August 20-22, 2025. IEEE, 2025, pp. 126–137. [Online]. Available: https:...

    work page doi:10.1109/rtcsa66114.2025.00022 2025

  21. [21]

    Resource Director Technology,

    Intel, “Resource Director Technology,” https://www.intel.com/content/ www/us/en/architecture-and-technology/resource-director-technology. html Accessed: 2025-11-11

    2025

  22. [22]

    Work-in-Progress: A First Practical Look at Arm’s MPAM for Real- Time Systems,

    A. Pradhan, D. Ottaviano, A. Zuepke, A. Bastoni, and M. Caccamo, “Work-in-Progress: A First Practical Look at Arm’s MPAM for Real- Time Systems,” inIEEE Real-Time Systems Symposium, RTSS 2025, Boston, MA, USA, December 2-5, 2025. IEEE, 2025, pp. 592–595. [Online]. Available: https://doi.org/10.1109/RTSS66672.2025.00056

    doi:10.1109/rtss66672.2025.00056 2025

  23. [23]

    MITTS: Memory Inter-Arrival Time Traffic Shaping,

    Y . Zhou and D. Wentzlaff, “MITTS: Memory Inter-Arrival Time Traffic Shaping,” inProceedings of the 43rd International Symposium on Computer Architecture, ser. ISCA ’16. IEEE Press, 2016, p. 532–544. [Online]. Available: https://doi.org/10.1109/ISCA.2016.53

    work page doi:10.1109/isca.2016.53 2016

  24. [24]

    Maximum- contention control unit (MCCU): resource access count and contention time enforcement,

    J. Cardona, C. Hern ´andez, J. Abella, and F. J. Cazorla, “Maximum- contention control unit (MCCU): resource access count and contention time enforcement,” inDesign, Automation & Test in Europe Conference & Exhibition, DATE 2019, Florence, Italy, March 25-29, 2019, J. Teich and F. Fummi, Eds. IEEE, 2019, pp. 710–715. [Online]. Available: https://doi.org/1...

    work page doi:10.23919/date.2019.8715155 2019

  25. [25]

    BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors,

    F. Farshchi, Q. Huang, and H. Yun, “BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors,” in2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2020, pp. 364–375. [Online]. Available: https://doi.org/10.1109/RTAS48715. 2020.00011

    work page doi:10.1109/rtas48715 2020

  26. [26]

    De-RISC: the first RISC-V space-grade platform for safety-critical systems,

    N.-J. Wessman, F. Malatesta, J. Andersson, P. Gomez, M. Masmano, V . Nicolau, J. Le Rhun, G. Cabo, F. Bas, R. Lorenzo, O. Sala, D. Trilla, and J. Abella, “De-RISC: the first RISC-V space-grade platform for safety-critical systems,” in2021 IEEE Space Computing Conference (SCC). IEEE, 2021, pp. 17–26

    2021

  27. [27]

    DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining,

    R. Mirosanlou, M. Hassan, and R. Pellizzoni, “DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining,” in2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2020, pp. 82–94. [Online]. Available: https: //doi.org/10.1109/RTAS48715.2020.00-15

    doi:10.1109/rtas48715.2020.00-15 2020

  28. [28]

    MEDUSA: A Predictable and High- Performance DRAM Controller for Multicore Based Embedded Systems,

    P. K. Valsan and H. Yun, “MEDUSA: A Predictable and High- Performance DRAM Controller for Multicore Based Embedded Systems,” in2015 IEEE 3rd International Conference on Cyber- Physical Systems, Networks, and Applications, 2015, pp. 86–93. [Online]. Available: https://doi.org/10.1109/CPSNA.2015.24

    work page doi:10.1109/cpsna.2015.24 2015

  29. [29]

    Zynq UltraScale+ Device Technical Reference Manual,

    AMD, “Zynq UltraScale+ Device Technical Reference Manual,” https://docs.amd.com/r/en-US/ug1085-zynq-ultrascale-trm/ Zynq-UltraScale-Device-Technical-Reference-Manual Accessed: 2025-11-11

    2025

  30. [30]

    A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic,

    D. Hoornaert, S. Roozkhosh, and R. Mancuso, “A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic,” in33rd Euromicro Conference on Real-Time Systems (ECRTS 2021), ser. Leibniz International Proceedings in Informatics (LIPIcs), B. B. Brandenburg, Ed., vol. 196. Dagstuhl, Germany: Schloss Dagstuhl – Leibniz-Zentrum f ¨ur Info...

    2021

  31. [31]

    FPGA-based support for predictable execution model in multi-core CPU,

    M. Baryshnikov, “FPGA-based support for predictable execution model in multi-core CPU,” Master’s thesis, Czech Technical University in Prague, Faculty of Electrical Engineering, Prague, Czech Republic, May 2018

    2018

  32. [32]

    Mempol: polling-based microsecond-scale per-core memory bandwidth regulation,

    A. Zuepke, A. Bastoni, W. Chen, M. Caccamo, and R. Mancuso, “Mempol: polling-based microsecond-scale per-core memory bandwidth regulation,”Real Time Syst., vol. 60, no. 3, pp. 369–412, 2024. [Online]. Available: https://doi.org/10.1007/s11241-024-09422-8

    work page doi:10.1007/s11241-024-09422-8 2024

  33. [33]

    Revisiting ARM Debugging Features: Nailgun and Its Defense,

    Z. Ning, C. Wang, Y . Chen, F. Zhang, and J. Cao, “Revisiting ARM Debugging Features: Nailgun and Its Defense,”IEEE Transactions on Dependable and Secure Computing, no. 01, pp. 1–16, 2021. [Online]. Available: https://doi.org/10.1109/TDSC.2021.3139840

    work page doi:10.1109/tdsc.2021.3139840 2021

  34. [34]

    Arm Cortex-A53 MPCore Processor Technical Reference Man- ual,

    Arm, “Arm Cortex-A53 MPCore Processor Technical Reference Man- ual,” https://developer.arm.com/docs/ddi0500/ Accessed: 2025-11-11

    2025

  35. [35]

    Arm Cortex-A57 Core Technical Reference Manual,

    ——, “Arm Cortex-A57 Core Technical Reference Manual,” https: //developer.arm.com/docs/ddi0488/ Accessed: 2025-11-11

    2025

  36. [36]

    Arm Cortex-A72 MPCore Processor Technical Reference Man- ual,

    ——, “Arm Cortex-A72 MPCore Processor Technical Reference Man- ual,” https://developer.arm.com/docs/100095/ Accessed: 2025-11-11

    2025

  37. [37]

    Arm Cortex-A76 Core Technical Reference Manual,

    ——, “Arm Cortex-A76 Core Technical Reference Manual,” https: //developer.arm.com/docs/100798/ Accessed: 2025-11-11

    2025

  38. [38]

    Arm Cortex-A78 Core Technical Reference Manual,

    ——, “Arm Cortex-A78 Core Technical Reference Manual,” https: //developer.arm.com/docs/101430/ Accessed: 2025-11-11

    2025

  39. [39]

    Arm Cortex-A55 Core Technical Reference Manual,

    ——, “Arm Cortex-A55 Core Technical Reference Manual,” https: //developer.arm.com/docs/100442/ Accessed: 2025-11-11

    2025

  40. [40]

    Memory Benchmark,

    A. Zuepke, “Memory Benchmark,” https://gitlab.com/azuepke/bench

  41. [41]

    SD-VBS: The San Diego vision benchmark suite,

    S. K. Venkata, I. Ahn, D. Jeon, A. Gupta, C. Louie, S. Garcia, S. Belongie, and M. B. Taylor, “SD-VBS: The San Diego vision benchmark suite,” in2009 IEEE International Symposium on Workload Characterization (IISWC). IEEE, 2009, pp. 55–64. [Online]. Available: https://doi.org/10.1109/IISWC.2009.5306794

    doi:10.1109/iiswc.2009.5306794 2009

  42. [42]

    Rt-bench: An extensible benchmark framework for the analysis and management of real-time applications,

    M. Nicolella, S. Roozkhosh, D. Hoornaert, A. Bastoni, and R. Mancuso, “Rt-bench: An extensible benchmark framework for the analysis and management of real-time applications,” inProceedings of the 30th International Conference on Real-Time Networks and Systems, ser. RTNS 2022. New York, NY , USA: Association for Computing Machinery, 2022, p. 184–195. [Onli...

    doi:10.1145/3534879.3534888 2022

  43. [43]

    Isolbench,

    CSL-KU, “Isolbench,” https://github.com/CSL-KU/IsolBench. APPENDIX A. Large-scale Evaluation (Additional Boards) We extend the large-scale evaluation presented in Sec. V-E for the other boards listed in Table I. As in Figs. 9 to 14, the top graphs show the regulation behavior for typical memory budgets on embedded platforms,i.e.,less than 1000 MB/s, for a...