pith. sign in

arxiv: 2606.21772 · v1 · pith:4FKJ4SIYnew · submitted 2026-06-19 · ❄️ cond-mat.mes-hall · cond-mat.mtrl-sci· cs.AR· cs.ET· physics.app-ph

Solid-state transcapacitor, a new gain element for logic, memory and interconnects

Amrita Mathuriya , Roza Kotlyar , Neal Reynolds , Rafael Rios , Alan Kalitsov , Peter B. Meisenheimer , James Clarkson , Noriyuki Sato
show 4 more authors
Tanay Gosavi Ramamoorthy Ramesh Dmitri E. Nikonov Sasikanth Manipatruni
This is my paper

Pith reviewed 2026-06-26 12:58 UTC · model grok-4.3

classification ❄️ cond-mat.mes-hall cond-mat.mtrl-scics.ARcs.ETphysics.app-ph
keywords transcapacitorpiezoelectricelectromechanical couplingdisplacement currentlow energy logicpolar materialsCMOS alternativesmemory cell
0
0 comments X

The pith

A piezoelectric transcapacitor modulates channel capacitance through gate-controlled stress to achieve logic and memory gain without dissipative currents.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

A new three-terminal device called the transcapacitor controls the charge-voltage relationship in its channel with a gate instead of using dissipative transport currents like transistors do. This removes the Boltzmann limit on how sharply current can be modulated and allows operation with only displacement currents. In its piezoelectric form a gate stressor changes the capacitance of a polar channel through mechanical coupling, producing the inversion and gain needed for logic while matching the function of a 1T-1C memory cell. A sympathetic reader would care because the design opens a route to logic and memory that uses 100 times less energy than the best possible CMOS devices at similar speeds, which would also lower power in the interconnects that dominate chip energy use.

Core claim

A solid state displacement current modulator is realized by a gate which controls the charge-voltage relationship of the channel. In a piezoelectric transcapacitor a gate-controlled stressor modulates the capacitance of a polar channel via electromechanical coupling. This achieves inversion and gain and is functionally equivalent to a 1T-1C memory cell. TCAP circuits may simultaneously overcome the voltage, current density, and current modulation limits of CMOS.

What carries the argument

piezoelectric transcapacitor in which a gate-controlled stressor modulates the capacitance of a polar channel via electromechanical coupling

If this is right

  • TCAP circuits overcome the voltage scaling, current density, and current modulation limits of CMOS.
  • The device enables dense memory through functional equivalence to a 1T-1C cell.
  • Logic based on TCAP reaches 100 times lower energy consumption at delays comparable to ultimately scaled CMOS.
  • Energy savings extend to intrachip interconnects whose voltage and charge scales are set by the logic element.

Where Pith is reading between the lines

These are editorial extensions of the paper, not claims the author makes directly.

  • Combining the electromechanical approach with multiferroics could add an extra control knob for channel capacitance.
  • The same displacement-current principle might reduce access energy in memory-bound workloads such as large language model inference.
  • Contact resistance in real devices would need to stay low enough that it does not erase the savings from voltage scaling and capacitive recovery.

Load-bearing premise

A gate-controlled stressor can modulate the channel capacitance via electromechanical coupling with enough strength and speed to produce inversion and gain while keeping losses below the projected energy savings.

What would settle it

Fabricate a polar-channel stack with a gate stressor and measure the resulting capacitance change versus gate voltage to determine whether inversion occurs at voltages low enough to deliver the claimed energy reduction.

read the original abstract

Today's transistors dictate the voltage and charge scales for both logic and memory. While AI systems are recognized to be limited by memory energy, the dominant share of the energy is expended in the intrachip interconnects whose voltage and charge scales are set by transistors. The energy scaling challenges of transistors can be attributed to simultaneously meeting high current density, high current/impedance modulation, and the inability to lower voltages. Hence, a new logic element that lowers the voltage and charge needs is a priority, not only for lowering logic power but also memory access power. Here, we propose a novel 3-terminal logic element for low energy computing, a solid-state transcapacitor (TCAP). A TCAP is a solid state displacement current modulator realized by a gate which controls the charge-voltage relationship of the channel. Unlike transistors, TCAPs eliminate the dissipative transport current, are not bound by the Boltzmann current modulation limit, and operate with displacement currents limited only by the polarization response and contact resistance. Hence, TCAP circuits may simultaneously overcome the voltage, current density, and current modulation limits of CMOS. We describe a solid state TCAP using a piezoelectric transcapacitor in which a gate-controlled stressor modulates the capacitance of a polar channel via electromechanical coupling. This device achieves inversion and gain, essential for logic, and is functionally equivalent to a 1T-1C memory cell, enabling dense memory. Using voltage scaling, capacitive energy recovery, and high polarization densities of polar materials, the logic based on TCAP offers a pathway to 100 fold lower energy consumption with a delay comparable to ultimately scaled CMOS devices. This approach provides a new potential pathway for low-energy computing beyond the limits of transistors using electro-mechanics and multiferroics.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Referee Report

2 major / 0 minor

Summary. The manuscript proposes a solid-state transcapacitor (TCAP), a 3-terminal logic element in which a gate-controlled stressor modulates the capacitance of a polar channel via electromechanical (piezoelectric) coupling. This device is described as operating exclusively with displacement currents, thereby avoiding dissipative transport currents and the Boltzmann limit of conventional transistors, while achieving inversion and voltage gain. The TCAP is claimed to be functionally equivalent to a 1T-1C memory cell and, through voltage scaling, capacitive energy recovery, and high polarization densities, to enable logic with 100-fold lower energy consumption at delays comparable to ultimately scaled CMOS.

Significance. If realized with the projected performance metrics, the TCAP concept would constitute a significant departure from transistor-centric scaling by introducing an electro-mechanical gain element that decouples logic energy from transport-current limits. The integration of piezoelectric coupling with polar-channel capacitance modulation offers a potential route to simultaneous improvements in voltage, current density, and modulation depth for both logic and interconnect energy. The manuscript correctly identifies interconnect energy as a dominant concern in AI systems and positions the TCAP as a candidate solution.

major comments (2)
  1. Abstract: The central claim of a 'pathway to 100 fold lower energy consumption' is presented without any constitutive equations, numerical estimates of electromechanical coupling strength (e.g., d33/P ratio), resulting C-V swing, or switching-energy calculation. The energy projection therefore remains an unverified forward-looking statement rather than a derived result from the device parameters introduced in the text.
  2. Description of the piezoelectric transcapacitor operation (as summarized in the abstract and full text): The assumption that gate-induced stress produces a sufficiently large ΔC to achieve inversion, voltage gain, and net energy savings while keeping contact-resistance and hysteresis losses below the projected savings is stated but unsupported by any model of the coupled electro-mechanical response or quantitative bounds on loss mechanisms.

Simulated Author's Rebuttal

2 responses · 0 unresolved

We thank the referee for the constructive comments. We address each major comment below and will revise the manuscript to provide additional quantitative context for the energy projections and loss mechanisms.

read point-by-point responses

  1. Referee: Abstract: The central claim of a 'pathway to 100 fold lower energy consumption' is presented without any constitutive equations, numerical estimates of electromechanical coupling strength (e.g., d33/P ratio), resulting C-V swing, or switching-energy calculation. The energy projection therefore remains an unverified forward-looking statement rather than a derived result from the device parameters introduced in the text.

    Authors: We agree that the abstract presents the 100-fold energy projection as a forward-looking statement without explicit constitutive equations or numerical estimates. The projection follows from the elimination of transport currents, removal of the Boltzmann limit on voltage scaling, capacitive energy recovery, and the high polarization densities of polar materials, as described qualitatively in the main text. In revision we will modify the abstract to reference these scaling principles and add a dedicated subsection providing order-of-magnitude estimates that employ representative values of the piezoelectric coefficient d33 and polarization P to illustrate the expected C-V swing and energy reduction. revision: yes

  2. Referee: Description of the piezoelectric transcapacitor operation (as summarized in the abstract and full text): The assumption that gate-induced stress produces a sufficiently large ΔC to achieve inversion, voltage gain, and net energy savings while keeping contact-resistance and hysteresis losses below the projected savings is stated but unsupported by any model of the coupled electro-mechanical response or quantitative bounds on loss mechanisms.

    Authors: The manuscript presents a conceptual device description based on established piezoelectric electromechanical coupling. No detailed coupled electro-mechanical model or quantitative loss bounds are provided in the current text. We will add a discussion section that supplies literature-based estimates for contact resistance in nanoscale electrodes and hysteresis in piezoelectric/ferroelectric layers, showing that these losses can remain below the projected savings for realistic operating regimes. A full quantitative model lies beyond the scope of this initial proposal. revision: partial

Circularity Check

0 steps flagged

No circularity; conceptual proposal with forward-looking estimates only

full rationale

The paper is a device concept description without any equations, derivations, fitted parameters, or self-citation chains. The central claims (inversion/gain via electromechanical coupling, 100x energy reduction via voltage scaling and polarization) are stated as pathways or functional equivalences rather than quantities computed from the paper's own inputs. No load-bearing step reduces to a self-definition, renamed fit, or author-prior ansatz. This matches the provided reader's assessment that energy projections are estimates, not derived results.

Axiom & Free-Parameter Ledger

0 free parameters · 1 axioms · 1 invented entities

The proposal rests on domain assumptions about electromechanical coupling strength and material polarization response without providing independent evidence or derivations; the 100x energy figure is an estimate rather than a fitted parameter.

axioms (1)
  • domain assumption A gate-controlled stressor can modulate the capacitance of a polar channel via electromechanical coupling to achieve inversion and gain in a solid-state device.
    This premise is required for the TCAP to function as a logic element and is invoked in the abstract description of the piezoelectric implementation.
invented entities (1)
  • solid-state transcapacitor (TCAP) no independent evidence
    purpose: 3-terminal logic and memory element that modulates displacement current via gate-controlled capacitance change
    New device concept introduced to overcome transistor limits; no experimental realization or independent evidence is provided in the abstract.

pith-pipeline@v0.9.1-grok · 5924 in / 1465 out tokens · 29475 ms · 2026-06-26T12:58:54.497240+00:00 · methodology

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Reference graph

Works this paper leans on

56 extracted references

  1. [1]

    1.1 computing’s energy problem (and what we can do about it)

    Horowitz, M. 1.1 computing’s energy problem (and what we can do about it). 2014 IEEE international solid-state circuits conference digest of technical papers (ISSCC)10–14 (2014). Conference proceedings

    2014

  2. [2]

    O’Connor, M.et al.Fine-grained dram: Energy-efficient dram for extreme bandwidth systems.Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture41–54 (2017)

    2017

  3. [3]

    The future of computing beyond moore’s law.Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences378 (2020)

    Shalf, J. The future of computing beyond moore’s law.Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences378 (2020)

    2020

  4. [4]

    Adhinarayanan, V.et al.Folded banks: 3d-stacked hbm design for fine- grained random-access bandwidth.Proceedings of the 52nd Annual International Symposium on Computer Architecture1819–1833 (2025)

    2025

  5. [5]

    Kim, B.Equalized on-chip interconnect: Modeling, analysis, and design. Ph.D. thesis, Massachusetts Institute of Technology (2010)

    2010

  6. [6]

    & Tsai, C.-C

    Li, S., Lin, M.-S., Chen, W.-C. & Tsai, C.-C. Interconnect in the era of 3dic. 2022 IEEE Custom Integrated Circuits Conference (CICC)1–5 (2022)

    2022

  7. [7]

    Cao, W.et al.The future transistors.Nature620, 501–515 (2023)

    2023

  8. [8]

    IEDM Technical Digest.7–pp (2005)

    Horowitz, M.et al.Scaling, power, and the future of cmos.IEEE International- Electron Devices Meeting, 2005. IEDM Technical Digest.7–pp (2005)

    2005

  9. [9]

    & Al-Haddad, K

    Singh, B., Saha, R., Chandra, A. & Al-Haddad, K. Static synchronous compensators (statcom): a review.IET power electronics2, 297–324 (2009)

    2009

  10. [10]

    Yang, S.et al.Multi-node scaling potential of monolithic cfet.2025 IEEE International Electron Devices Meeting (IEDM)1–4 (2025)

    2025

  11. [11]

    Gupta, P.et al.Trans-switching in layered ferroelectrics.in press(2026)

    2026

  12. [12]

    & Weinstein, D

    He, Y., Bahr, B., Si, M., Ye, P. & Weinstein, D. A tunable ferroelectric based unreleased rf resonator.Microsystems & nanoengineering6, 8 (2020)

    2020

  13. [13]

    & Trassin, M

    Fiebig, M., Lottermoser, T., Meier, D. & Trassin, M. The evolution of multiferroics.Nature Reviews Materials1, 1–14 (2016)

    2016

  14. [14]

    URL https://www.researchsquare.com/article/rs-8704297/v1

    Gupta, P.et al.Trans-switching in layered ferroelectrics.Research Square(2026). URL https://www.researchsquare.com/article/rs-8704297/v1. Preprint, under review at Nature Portfolio. 36

    2026

  15. [15]

    Fundamental limitations in the computational process.Berichte der Bunsengesellschaft f¨ ur physikalische Chemie80, 1048–1059 (1976)

    Landauer, R. Fundamental limitations in the computational process.Berichte der Bunsengesellschaft f¨ ur physikalische Chemie80, 1048–1059 (1976)

    1976

  16. [16]

    Bennett, C. H. & Landauer, R. The fundamental physical limits of computation. Scientific American253, 48–57 (1985)

    1985

  17. [17]

    P.et al.Process integration and future outlook of 2d transistors

    O’Brien, K. P.et al.Process integration and future outlook of 2d transistors. nature communications14, 6400 (2023)

    2023

  18. [18]

    & Avouris, P

    Appenzeller, J., Lin, Y.-M., Knoch, J. & Avouris, P. Band-to-band tunneling in carbon nanotube field-effect transistors.Physical review letters93, 196805 (2004)

    2004

  19. [19]

    & Pillonnet, G

    Galisultanov, A., Perrin, Y., Fanet, H. & Pillonnet, G. Capacitive-based adia- batic logic.International Conference on Reversible Computation52–65 (2017). Conference proceedings

    2017

  20. [20]

    & Kuhn, K

    Pawashe, C., Lin, K. & Kuhn, K. J. Scaling limits of electrostatic nanorelays. IEEE Transactions on Electron Devices60, 2936–2942 (2013)

    2013

  21. [21]

    & Newton, A

    Sakurai, T. & Newton, A. R. Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas.IEEE Journal of solid-state circuits 25, 584–594 (2002)

    2002

  22. [22]

    C.Modern semiconductor devices for integrated circuits1st edn (Pearson, London, 2009)

    Hu, C. C.Modern semiconductor devices for integrated circuits1st edn (Pearson, London, 2009)

    2009

  23. [23]

    & Martyna, G

    Newns, D., Elmegreen, B., Hu Liu, X. & Martyna, G. A low-voltage high-speed electronic switch based on piezoelectric transduction.Journal of Applied Physics 111(2012)

    2012

  24. [24]

    M., Elmegreen, B., Liu, X.-H

    Newns, D. M., Elmegreen, B., Liu, X.-H. & Martyna, G. J. The piezoelectronic transistor: A nanoactuator-based post-cmos digital switch with high speed and low power.MRS bulletin37, 1071–1076 (2012)

    2012

  25. [25]

    Solomon, P.et al.Pathway to the piezoelectronic transduction logic device.Nano letters15, 2391–2395 (2015)

    2015

  26. [26]

    & Bhave, S

    Weinstein, D. & Bhave, S. A. The resonant body transistor.Nano letters10, 1234–1237 (2010)

    2010

  27. [27]

    Waser, R.Nanoelectronics and information technology: advanced electronic materials and novel devices(John Wiley & Sons, 2012)

    2012

  28. [28]

    J.et al.Enhancement of ferroelectricity in strained batio3 thin films

    Choi, K. J.et al.Enhancement of ferroelectricity in strained batio3 thin films. Science306, 1005–1009 (2004)

    2004

  29. [29]

    Scott, J. F. & Paz de Araujo, C. A. Ferroelectric memories.Science246, 1400– 1405 (1989). 37

    1989

  30. [30]

    Fukuzumi, Y.et al.Optimal integration and characteristics of vertical array devices for ultra-high density, bit-cost scalable flash memory.2007 IEEE International Electron Devices Meeting449–452 (2007)

    2007

  31. [31]

    Pan, H.et al.Clamping enables enhanced electromechanical responses in antiferroelectric thin films.Nature materials23, 944–950 (2024)

    2024

  32. [32]

    Giannozzi, P.et al.Quantum espresso: a modular and open-source software project for quantum simulations of materials.Journal of physics: Condensed matter21, 395502 (2009)

    2009

  33. [33]

    & Chen, L

    Wang, J., Wu, P., Ma, X. & Chen, L. Temperature-pressure phase diagram and ferroelectric properties of batio3 single crystal based on a modified landau potential.Journal of Applied Physics108(2010)

    2010

  34. [34]

    Comsol multiphysics®reference manual, version 6.2 (2025)

    COMSOL AB. Comsol multiphysics®reference manual, version 6.2 (2025). URL https://www.comsol.com

    2025

  35. [35]

    Science369, 292–297 (2020)

    Liu, H.et al.Giant piezoelectricity in oxide thin films with nanopillar structure. Science369, 292–297 (2020)

    2020

  36. [36]

    Nikonov, D. E. & Young, I. A. Overview of beyond-cmos devices and a uniform methodology for their benchmarking.Proceedings of the IEEE101, 2498–2533 (2013)

    2013

  37. [37]

    Nikonov, D. E. & Young, I. A. Benchmarking of beyond-cmos exploratory devices for logic integrated circuits.IEEE Journal on Exploratory Solid-State Computational Devices and Circuits1, 3–11 (2015)

    2015

  38. [38]

    Conference proceedings

    Yeap, G.et al.5nm cmos production technology platform featuring full-fledged euv, and high mobility channel finfets with densest 0.021µm 2 sram cells for mobile soc and high performance computing applications.2019 IEEE Interna- tional Electron Devices Meeting (IEDM)36–7 (2019). Conference proceedings

    2019

  39. [39]

    Mathuriya, A.et al.Majority or minority logic gate with non-linear input capac- itors without reset. U.S. Patent 11,967,954, Kepler Computing (2024). Granted 2024-04-23. Application 17/659,994, filed 2022-04-20

    2024

  40. [40]

    & Radosavljevic, M

    Datta, S., Chakraborty, W. & Radosavljevic, M. Toward attojoule switching energy in logic transistors.Science378, 733–740 (2022)

    2022

  41. [41]

    & Baas, B

    Stillmaker, A. & Baas, B. Scaling equations for the accurate prediction of cmos device performance from 180 nm to 7 nm.Integration58, 74–81 (2017)

    2017

  42. [42]

    & Lombardi, F

    Pudi, V., Sridharan, K. & Lombardi, F. Majority logic formulations for parallel adder designs at reduced delay and circuit complexity.IEEE transactions on computers66, 1824–1830 (2017). 38

    2017

  43. [43]

    E., Newnham, R

    Uchino, K., Nomura, S., Cross, L. E., Newnham, R. E. & Jang, S. J. Electrostric- tive effect in perovskites and its transducer applications.Journal of Materials science16, 569–578 (1981)

    1981

  44. [44]

    Mathuriya, A.et al.Barrier controlled non-linear polar material based capacitor and associated circuits. U.S. Patent Application No. 18/582,437, patent pending (2024)

    2024

  45. [45]

    Mathuriya, A.et al.Channel based barrier controlled capacitor and associated circuits. U.S. Patent Application No. 19/067,701 (2025). Patent pending

    2025

  46. [46]

    Mathuriya, A.et al.Electro-mechanically controlled memory and logic devices. U.S. Patent Application No. 19/648,966 (2026). Patent pending

    2026

  47. [47]

    E., Mathuriya, A., Guha, B

    Manipatruni, S., Nikonov, D. E., Mathuriya, A., Guha, B. & Dokania, R. K. Transpolarizer with electrode material control. U.S. Patent Application No. 19/067,700 (2025). Patent pending

    2025

  48. [48]

    & Houri, S

    Pillonnet, G., Fanet, H. & Houri, S. Adiabatic capacitive logic: a paradigm for low-power logic.2017 IEEE International Symposium on Circuits and Systems (ISCAS)1–4 (2017). Conference proceedings

    2017

  49. [49]

    Kavle, P.et al.Highly responsive polar vortices in all-ferroelectric heterostruc- tures.Advanced Materials36, 2410146 (2024)

    2024

  50. [50]

    Weste, N. H. & Harris, D.CMOS VLSI design: a circuits and systems perspective (Pearson Education India, 2015)

    2015

  51. [51]

    M., Rabe, K

    Rappe, A. M., Rabe, K. M., Kaxiras, E. & Joannopoulos, J. Optimized pseudopotentials.Physical Review B41, 1227 (1990)

    1990

  52. [52]

    Theory of the electric polarization in crystals.Ferroelectrics136, 51–55 (1992)

    Resta, R. Theory of the electric polarization in crystals.Ferroelectrics136, 51–55 (1992)

    1992

  53. [53]

    & Chen, L.-Q

    Hu, H.-L. & Chen, L.-Q. Three-dimensional computer simulation of ferroelectric domain formation.Journal of the American Ceramic Society81, 492–500 (1998)

    1998

  54. [54]

    Landau, L. D. & Lifshitz, E. M.Course of theoretical physics(Elsevier, 2013)

    2013

  55. [55]

    & Ikpeseni, S

    Ekpu, M. & Ikpeseni, S. C. Characterising the mechanical properties of a com- posite material comprising aluminium and silicon carbide.Silicon16, 4333–4342 (2024)

    2024

  56. [56]

    Behera, P.et al.Anisotropic ferroelectricity in polar vortices.Advanced Materials 37, 2410149 (2025). 39 Supplementary Materials S.I Analytical Transcapacitor Model We build a Spice model with analytical equations to demonstrate circuit operations and figure of merits for a transcapacitor device which is similar to the piezo-TCAP behavior in operation. We...

    2025