REVIEW 3 major objections 2 minor
A microcontroller-based TDM warm readout meets sub-microsecond row timing for kilopixel TES arrays at lower cost and power than FPGA systems.
Reviewed by Pith at T0; open to challenge. T0 means a machine referee read the full paper against a public rubric. the ladder, T0–T4 →
T0 review · grok-4.5
2026-07-15 01:38 UTC pith:5FDBXJO4
load-bearing objection Useful MCU-for-FPGA swap in NIST-style TES TDM readout; claims look plausible but rest entirely on an abstract with no data to check. the 3 major comments →
picoMUX: microcontroller based time-domain multiplexing readout for kilopixel TES arrays
The pith
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
Core claim
picoMUX, a microcontroller-based TDM warm readout designed around the NIST multiplexer and its differential two-level switching, reaches the required sub-microsecond row dwell times for kilopixel TES arrays while lowering cost, complexity, and power versus an FPGA solution; preliminary noise data are consistent with expectations and show no excess noise from the new architecture.
What carries the argument
A complement of modern microcontrollers that fully exploit the NIST multiplexer’s differential nature and two-level switching, replacing the FPGA that normally generates the row-address and bias waveforms and thereby delivering the necessary sub-µs timing at reduced power and cost.
Load-bearing premise
That the preliminary timing and noise results already measured will still hold when the system is run at full kilopixel scale for long integrations, without new excess noise or timing failures appearing under full array load.
What would settle it
A full-scale noise spectrum and timing-stability run on a kilopixel NIST-multiplexed TES array that either shows excess noise above the expected floor or fails to maintain sub-µs row dwell without glitches.
If this is right
- Kilopixel TES arrays for next-generation CMB telescopes can be read out with lower-cost, lower-power warm electronics than present FPGA systems.
- The same microcontroller architecture can be replicated or scaled without the design overhead of custom FPGA firmware for each new array size.
- Differential two-level switching of the NIST multiplexer is shown to be fully compatible with ordinary microcontroller timing, removing a perceived need for specialized high-speed logic.
- Power and thermal budgets of CMB receivers improve because the warm electronics draw less power and generate less heat.
- Future TDM designs can treat microcontrollers as a drop-in alternative to FPGAs when sub-µs row switching is the dominant requirement.
Where Pith is reading between the lines
- If the architecture remains quiet under full load, other cryogenic multiplexed sensors (not only CMB TESs) could adopt the same low-cost microcontroller front-end.
- The demonstrated timing margin suggests that even denser arrays or faster frame rates may be reachable without returning to FPGA-class hardware.
- A natural next measurement is long-term stability of the microcontroller clocks and DAC settling under continuous multi-hour operation, which the present preliminary data do not yet address.
- Because the design is built from commercial microcontrollers, field upgrades or repairs become possible without specialized FPGA toolchains.
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. The manuscript presents picoMUX, a warm TDM readout architecture for kilopixel TES arrays that replaces the conventional FPGA with a complement of modern microcontrollers, designed around the current NIST multiplexer and its differential two-level switching. It claims sub-μs row dwell times together with reduced cost, complexity, and power relative to a comparable FPGA solution, and reports preliminary noise measurements consistent with expectations and free of excess noise attributable to the novel architecture.
Significance. If the timing, noise, and resource claims hold under full-scale operation, picoMUX would supply a practical lower-cost, lower-power warm-electronics path for next-generation CMB TES arrays, addressing a recognized bottleneck in which cryogenic SQUID TDM has outpaced available warm readout. The explicit exploitation of the NIST multiplexer’s differential two-level switching with microcontrollers is a concrete engineering contribution; reproducible timing and noise data at kilopixel scale would make the result directly useful to instrument teams.
major comments (3)
- The central viability claim for kilopixel arrays rests on the assertion that preliminary noise and timing results are representative of full-array operation (no excess noise or timing failures under full load or long integration). The abstract states consistency with expectations and no excess noise, but supplies neither channel counts under test, integration times, comparison baselines, error bars, nor measurement conditions. Without those data the load-bearing premise cannot be evaluated.
- Cost, complexity, and power reductions versus a comparable FPGA solution are asserted without quantification. A defensible comparison requires an identified FPGA baseline, measured power, and a bill-of-materials or board-level cost figure; none appear in the supplied text, so the claimed advantage remains unsubstantiated.
- The abstract claims the system “fully exploits” the NIST multiplexer’s differential nature and two-level switching to reach sub-μs row dwell. The timing architecture (clocking, row-address sequencing, settling margins) is not described, so it is impossible to judge whether the reported dwell time is limited by the microcontroller, the cold multiplexer, or the warm analog chain, or whether it scales to the full row count of a kilopixel array.
minor comments (2)
- The abstract uses “sub μs row dwell time” without stating the exact dwell, frame rate, or number of rows exercised; a single numeric target would clarify the performance claim.
- “Preliminary noise measurements” should be qualified by the noise metric (e.g., input-referred current noise density) and the frequency band of interest for CMB TES readout.
Circularity Check
No significant circularity: engineering demonstration of measured timing/noise, not a derivation that re-labels inputs as predictions.
full rationale
Only the abstract is available. picoMUX is presented as a built microcontroller-based TDM warm readout designed around the existing NIST multiplexer and its differential two-level switching. The central claims are measured engineering outcomes (sub-μs row dwell time; reduced cost/complexity/power versus a comparable FPGA solution; preliminary noise consistent with expectations and no evidence of excess noise from the architecture). There are no equations, fitted parameters re-labeled as predictions, uniqueness theorems, ansatz smuggling via self-citation, or self-definitional loops visible in the supplied text. 'Consistent with expectations' is an empirical comparison claim, not a quantity forced by construction from the paper's own inputs. Residual uncertainty about full kilopixel representativeness is a completeness/evidence gap, not circularity. Score 0 with empty steps is the honest finding for this abstract-only engineering demo.
Axiom & Free-Parameter Ledger
axioms (3)
- domain assumption The current-generation NIST SQUID TDM multiplexer’s differential signaling and two-level switching can be fully driven by a microcontroller-based warm electronics design at sub-μs row dwell.
- domain assumption Preliminary noise measurements that match 'expectations' and show no excess noise imply the architecture is suitable for next-generation kilopixel CMB TES arrays.
- domain assumption Cost, complexity, and power of picoMUX are lower than a comparable FPGA TDM solution under equivalent functional requirements.
read the original abstract
Advances in cryogenic SQUID-based time-domain multiplexing (TDM) have outpaced their warm readout electronics. Next generation CMB telescopes are baselining kilopixel TES arrays with few viable electronic options. We present picoMUX, a new TDM readout electronics architecture that replaces the FPGA typically used in such systems with a complement of modern microcontrollers. Designed around the current generation NIST multiplexer, it fully exploits its differential nature and two-level switching. The system achieves the desired timing metrics (sub {\mu}s row dwell time) while reducing cost, complexity, and power consumption over a comparable FPGA solution. Preliminary noise measurements are consistent with expectations and show no evidence that the novel architecture introduces excess noise. picoMUX demonstrates how recent advances in microcontrollers enable simpler, low-power, low-cost TDM readouts for kilopixel TES arrays.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.